

ECE/CS 3700

Digital System Design

Chapter 3: Fast Adders and Multipliers



Priyank Kalla

Professor

Electrical & Computer Engineering

Problems with Ripple Carry Adders

- Ripple carry adders are compact, simple to design and implement, and there is uniformity of design fabrication
- Ripple carry adders can be slow, when the carry ripples all the way across the carry chain





Figure 3.5. An n -bit ripple-carry adder.



- Observation:
- Carry-out of each stage relies on carry-in of the previous stage
 - This creates a **multi-level** logic circuit, where **levels** = **topological depth** = **gate delay**
- Objective to Speed-up the circuits:
- Can we have the carry-out of each stage rely mostly on the primary inputs of previous stages?
- Example: can we have $carry-out(stage\ 2) = F(x_2, y_2, x_1, y_1, x_0, y_0, c_0)$?
- Then, c_{i+1} does not have to wait for c_i (cause of the delay)

Towards a Faster Circuit

- Since carry-chains are a culprit, target the c_{i+1} signal:

$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$

If we factor this expression as

$$c_{i+1} = x_i y_i + (x_i + y_i) c_i$$

then it can be written as

$$c_{i+1} = g_i + p_i c_i$$

where

$$g_i = x_i y_i$$

$$p_i = x_i + y_i$$

Not a fast adder just yet, still a ripple-carry adder




Figure 3.14. A ripple-carry adder based on Expression 3.3.

Towards a Faster Circuit

- Since carry-chains are a culprit, target the c_{i+1} signal:

$$c_{i+1} = g_i + p_i c_i$$

$$c_{i+1} = g_i + p_i (g_{i-1} + p_{i-1} c_{i-1})$$


$$= g_i + p_i g_{i-1} + p_i p_{i-1} c_{i-1}$$

Specifically, for 3 stage ripple-carry adder:

$$c_1 = g_0 + p_0 \cdot c_0$$

$$c_2 = g_1 + g_0 \cdot p_1 + p_1 \cdot p_0 \cdot c_0$$

$$c_3 = g_2 + g_1 \cdot p_2 + g_0 \cdot p_1 \cdot p_2 + p_2 \cdot p_1 \cdot p_0 \cdot c_0$$



$$c_1 = g_0 + p_0 \cdot c_0$$

$$c_2 = g_1 + g_0 \cdot p_1 + p_1 \cdot p_0 \cdot c_0$$

$$c_3 = g_2 + g_1 \cdot p_2 + g_0 \cdot p_1 \cdot p_2 + p_2 \cdot p_1 \cdot p_0 \cdot c_0$$

Carry Lookahead Adder

Design for Lab 2

- Design the logic in such a way that the topological depth for each carry-out is 3-levels
- Use assign statements:




Figure 3.16 A hierarchical carry-lookahead adder with ripple-carry between blocks.

- c_8 is a look-ahead carry
- $c_8 = g_7 + g_6p_7 + g_5p_6p_7 + \dots + p_7 \cdots p_0 \cdot c_0$
- But c_8 ripples to the next block
- $c_{16} = g_{15} + g_{14}p_{15} + \dots + p_{15} \cdot p_8 \cdot c_8$
- And so on..

$$\begin{array}{r}
 \text{Multiplicand M (14)} \quad 1110 \\
 \text{Multiplier Q (11)} \quad \times 1011 \\
 \hline
 1110 \\
 1110 \\
 0000 \\
 1110 \\
 \hline
 \text{Product P (154)} \quad 10011010
 \end{array}$$

(a) Multiplication by hand

$$\begin{array}{r}
 \text{Multiplicand M (14)} \quad 1110 \\
 \text{Multiplier Q (11)} \quad \times 1011 \\
 \hline
 \text{Partial product 0} \quad 1110 \\
 + 1110 \\
 \hline
 \text{Partial product 1} \quad 10101 \\
 + 0000 \\
 \hline
 \text{Partial product 2} \quad 01010 \\
 + 1110 \\
 \hline
 \text{Product P (154)} \quad 10011010
 \end{array}$$

(b) Using multiple adders

$$\begin{array}{r}
 \begin{array}{cccc}
 & m_3 & m_2 & m_1 & m_0 \\
 \times & q_3 & q_2 & q_1 & q_0 \\
 \hline
 & & & & m_3q_0 & m_2q_0 & m_1q_0 & m_0q_0 \\
 & & & & + m_3q_1 & m_2q_1 & m_1q_1 & m_0q_1 \\
 \hline
 & & & & PP1_5 & PP1_4 & PP1_3 & PP1_2 & PP1_1 \\
 & & & & + m_3q_2 & m_2q_2 & m_1q_2 & m_0q_2 \\
 \hline
 & & & & PP2_6 & PP2_5 & PP2_4 & PP2_3 & PP2_2 \\
 & & & & + m_3q_3 & m_2q_3 & m_1q_3 & m_0q_3 \\
 \hline
 \text{Product P} & P_7 & P_6 & P_5 & P_4 & P_3 & P_2 & P_1 & P_0
 \end{array}
 \end{array}$$

(c) Hardware implementation

Figure 3.34. Multiplication of unsigned numbers.




Figure 3.35. A 4x4 multiplier circuit.