

















C	on	nr	na	an	d	S	et					
Commands are	sen	t u	pp	er	-ni	ibł	ole	first				
Function	RS	RW	-	Upper	NIDDA	0		Lower		-		
	LC	LC	DB7	DB6	DBS	BB	DB3	DB2	80	BB		
Clear Display	0	0	0	0	0	0	0	0	0	1		
Return Cursor Home	0	0	0	0	0	0	0	0	1	-		
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	S		
Display On/Off	0	0	0	0	0	0	1	D	С	В		
Cursor and Display Shift	0	0	0	0	0	1	S/C	R/L	-	-		
Function Set	0	0	0	0	1	0	1	0	-	-		
Set CG RAM Address	0	0	0	1	A5	A4	A3	A2	A1	A0		
Set DD RAM Address	0	0	1	A6	A5	A4	A3	A2	A1	A0		
Read Busy Flag and Address	0	1	BF	A6	A5	A4	A3	A2	A1	A0		
Write Data to CG RAM or DD RAM	1	0	D7	D6	D5	D4	D3	D2	D1	D0		
	_		DE	724	DE	DI	122	122	Dit	DO		



	Command Set
Entry Mo	ode Set
Sets 1	he cursor move direction and specifies whether or not to shift the display.
Thes	e operations are performed during data reads and writes.
Exec	ution Time: 40 µs
Bit D	B1: (I/D) Increment/Decrement
0	Auto-decrement address counter. Cursor/blink moves to left.
1	Auto-increment address counter. Cursor/blink moves to right.
This bi counte CG RA Bit DE	t either auto-increments or auto-decrements the DD RAM and CG RAM address r by one location after each Write Data to CG RAM or DD RAM or Read Data from M or DD RAM command. The cursor or blink position moves accordingly. 30: (S) Shift
0	Shifting disabled
1	During a DD RAM write operation, shift the entire display value in the direction controlled by Bit DBI (I/D). Appears as though the cursor position remains constant and the display mouse

Co	on	nr	na	an	d	S	et			
Commands are s	en	t u	pp	er	-ni	ibł	ole	firs	st	
	BS	Ν	1	Upper	Nibble			Lower I	Vibble	
Function	LCD	LCD	DB7	DB6	DB5	DB4	DB3	DB2	B	DB0
Clear Display	0	0	0	0	0	0	0	0	0	1
Return Cursor Home	0	0	0	0	0	0	0	0	1	-
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	s
Display On/Off	0	0	0	0	0	0	1	D	С	В
Cursor and Display Shift	0	0	0	0	0	1	S/C	R/L	-	•
Function Set	0	0	0	0	1	0	1	0	-	-
Set CG RAM Address	0	0	0	1	A5	A4	A3	A2	A1	A0
Set DD RAM Address	0	0	1	A6	A5	A4	A3	A2	A1	A0
Read Busy Flag and Address	0	1	BF	A6	A5	A4	A3	A2	A1	A0
Write Data to CC RAM or DD RAM	1	0	D7	D6	D5	D4	D3	D2	D1	D0
while Data to CG KAW OF DD KAW			D7	DV.	DE	Di	D2	D2	Di	DO







## Using the Display

To write data to the display, specify the start address, followed by one or more data values. Before writing any data, issue a Set DD RAM Address command to specify the initial 7-bit address in the DD RAM. See Figure 5-3 for DD RAM locations.

Write data to the display using a Write Data to CC RAM or DD RAM command. The 8-bit data value represents the look-up address into the CG ROM or CG RAM, shown in Figure 5-4. The stored bitmap in the CG ROM or CG RAM drives the 5 x 8 dot matrix to represent the associated character.

. If the address counter is configured to auto-increment, as described earlier, the application can sequentially write multiple character codes and each character is automatically stored and displayed in the next available location.

Continuing to write characters, however, eventually falls off the end of the first display line. The additional characters do not automatically appear on the second line because the DD RAM map is not consecutive from the first line to the second.

## Remember timing!

Configuration

- The LCD E enable pulse must be high for at least 230ns (12 clock cycles at 50MHz)
- The two nibbles must be separated by 1µs (50 cycles)
- Two different commands must be separated by 40µs (2000 cycles)
- But, these are easily done in an assembly language program... (as are the even longer configuration delays)





## Writing to the Strata Flash Tricky! Luckily, there is reference design on the Xilinx web site that implements a Flash programmer You can use this to load data to your board See class web site in the xilinx examples directory www.eng.utah.edu/~3710/xilinx-docs/examples s3esk\_picoblaze\_nor\_flash\_programmer















		SPI	Serial Flash
Figure 12-1	Spa MC	rtan-3E FPGA DSI/CSI_B (T4 DIN/D0 (N10 CCLK (U16 CSO_B (U3 BE FPGAs Har	STMicro M25P16 SPI Serial Flash SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SCK SPI_SC
Table 12-1.	SPI Flash	Internace Sign	
Signal	FPGA Pin	Direction	Description
SPI_MOSI	T4	FPGA→SPI	Serial data: Master Output, Slave Input
SPI_MISO	N10	FPGA←SPI	Serial data: Master Input, Slave Output
SPI_SCK	U16	FPGA <b>→</b> SPI	Clock
		TROL YOU	





	SPI	Serial	Fla	ash		
Table 4. Ins	struction set					
Instruction	Description	One-byte instruc code	ction	Address bytes	Dummy bytes	Data bytes
WREN	Write Enable	0000 0110	06h	0	0	0
WRDI	Write Disable	0000 0100	04h	0	0	0
RDID	Read Identification	1001 1111	9Fh	0	0	1 to 20
RDSR	Read Status Register	0000 0101	05h	0	0	1 to ∞
WRSR	Write Status Register	0000 0001	01h	0	0	1
READ	Read Data Bytes	0000 0011	03h	3	0	1 to ∞
FAST_READ	Read Data Bytes at Higher Speed	0000 1011	0Bh	3	1	1 to ∞
PP	Page Program	0000 0010	02h	3	0	1 to 256
SE	Sector Erase	1101 1000	D8h	3	0	0
BE	Bulk Erase	1100 0111	C7h	0	0	0
DP	Deep Power-down	1011 1001	B9h	0	0	0
RES	Release from Deep Power-down, and Read Electronic Signature	1010 1011	ABh	0	3	1 to ∞
	Release from Deep Power-down			0	0	0











		1	AS	CI	Ιc	00	les	5	_
					$B_6B_5$	$_5B_4$			
$B_3B$	$B_2 B_1 B_0$	000	001	010	011	100	101	110	111
0	0000	NUL	DLE	SP	0	@	Р		р
0	0001	SOH	DC1	1	1	Α	Q	a	q
0	0010	STX	DC2	"	2	В	R	b	r
0	0011	ETX	DC3	#	3	С	S	с	s
0	0100	EOT	DC4	\$	4	D	Т	d	t
0	0101	ENQ	NAK	%	5	E	U	e	u
0	0110	ACK	SYN	&	6	F	V	f	v
0	0111	BEL	ETB	,	7	G	W	g	W
1	000	BS	CAN	(	8	Η	Х	h	х
1	001	HT	EM	)	9	Ι	Υ	i	у
1	010	LF	SUB	*	:	J	Ζ	j	z
1	011	VT	ESC	+	;	Κ	[	k	{
1	100	FF	FS	,	<	L	Ň	1	_
1	101	CR	GS	-	=	Μ	1	m	}
1	110	SO	RS		>	Ν	~	n	~
1	111	SI	US	/	?	0	-	0	DEL



- When you press and hold a key, the make code is sent every 100ms or so
- If no key is pressed, both clk and data are in their idle state
- Probably want a PS/2 controller that grabs codes and puts them in a register that can be read by your program (memory mapped I/O)
- Probably want to set a bit that says "new code" that gets cleared when the code is read







	I	TΛ	R'	гι	2a	ci.	20	
		JA	Γ	1 1	Ja	510	2	
				$B_6B$	$_5B_4$			
$B_3B_2B_1B_0$	000	001	010	011	100	101	110	111
0000	NUL	DLE	SP	0	@	Р		р
0001	SOH	DC1	1	1	Α	Q	а	q
0010	STX	DC2	"	2	В	R	b	r
0011	ETX	DC3	#	3	С	S	с	s
0100	EOT	DC4	S	4	D	Т	d	t
0101	ENQ	NAK	%	5	E	U	e	u
0110	ACK	SYN	&	6	F	V	f	v
0111	BEL	ETB	,	7	G	W	g	w
1000	BS	CAN	- (-	8	Н	Х	ĥ	x
1001	HT	EM		9	Ι	Υ	i	У
1010	LF	SUB	*	:	J	Ζ	j	z
1011	VT	ESC	+	;	Κ	[	k	{
1100	FF	FS	Ι.	<	L	Ň	1	_
1101	CR	GS	-	=	Μ	1	m	}
1110	so	RS	.	>	Ν	~	n	~
1111	SI	US	/	2	0	-	0	DEL









	Other SPI Part	ts
Rememb	er to disable the other S	SPI devices
Table 0-2: Disabl	ed Devices on the SPI Rus	
<i>Table 9-2:</i> Disabl Signal	ed Devices on the SPI Bus Disabled Device	Disable Value
Table 9-2: Disabl Signal SPI_SS_B	Devices on the SPI Bus Disabled Device SPI serial Flash	Disable Value
Signal       SPI_SS_B       AMP_CS	Disabled Devices on the SPI Bus Disabled Device SPI serial Flash Programmable pre-amplifier	Disable Value
Table 9-2: Disabl Signal SPI_SS_B AMP_CS AD_CONV	Devices on the SPI Bus           Disabled Device           SPI serial Flash           Programmable pre-amplifier           Analog-to-Digital Converter (ADC)	Disable Value 1 1 0
Signal       SPI_SS_B       AMP_CS       AD_CONV       SF_CE0	Devices on the SPI Bus           Disabled Device           SPI serial Flash           Programmable pre-amplifier           Analog-to-Digital Converter (ADC)           StrataFlash Parallel Flash PROM	Disable Value           1           0           1











