Non-Volatile Memory Technologies

A Survey

Generic Taxonomy: V & NV

• Volatile
  • SRAM - 5 or 6 transistors per cell
    » fast but costly & power hungry
    » usage
      • on chip - caches, register files, buffers, queues, etc.
      • off chip usage now rare except in embedded space
  • DRAM - 1 T & 1 C per cell (lots of details later in the term)
    » focus on density and cost/bit
      • too bad both power and delay properties are problematic
    » usage - main memory
      • EDRAM now moving on chip for large “last cache” duties
    » specialty parts for mobile systems
      • low-power
      • self-refresh
      • takes advantage of light usage
    » battery backed DRAM - common in data-center
NV

- Traditional non-volatile
  - Magnetic Disk
    » cheap
    » mixed use: file system and scratch
  - CD, DVD
    » even cheaper per unit but less capacity
    » media and SW distribution, personal archival
  - Tape
    » cheapest
    » archival storage
  - Solid state
    » more spendy but faster
    • PROM in various flavors - now primarily masked on chip
    • FLASH has essentially taken over at the component level
    • new contenders are on the horizon however

Problems Everywhere

- 1945
  • Von Neumann's classic paper
  • Conclusion: memory is the bottleneck
    » vacuum tube technology at the time
  • Note: his conclusion has been persistently correct

- Now
  • ITRS
    » pin count and pin bandwidth won't go up much
      • signal integrity, cost, and power constraints
  • Multi-core
    » core count predicted to go up at Moore's rate
    » lots of compute but with little increase in memory bandwidth
      • looks like a train wreck is in our future
      • significant industry momentum - similar to a train
Some Observations

- **Bandwidth and Latency**
  - both are important
    - latency problems can be hidden to some extent
    - bandwidth problems are much harder to hide

- **Increasing the storage hierarchy depth**
  - conventional approach
    - big memories are slow
    - helps with fragmentation & BW issues
      - Yale vs. Harvard
  - conflicts with power constraints now
    - moving lots of bits over long wires is energy expensive

- **Somewhat troubling**
  - how little mem_arch has changed in 60 years
  - opportunity

The Changing Landscape

- **Disruptive technologies**
  - SSD's are on the market now
    - better in terms of performance
    - much worse in terms of cost/bit
      - hard to see a future where FLASH wins this race
    - longevity - open question
  - all technologies have a life-span: tubes, core, transistors, ...

- **New roles**
  - lots of cores, parallelism, and flakey components
    - manufacturing and operational variation
  - back up often and checkpoint
    - NVRAM needed - checkpoints shouldn't be volatile
      - ideal use = write-only
      - low energy fast writes - reads can be more expensive
        - Inversion of the normal viewpoint
  - multiple special memories - e.g. texture cache in GPU land
NVRAM Alternatives

| Source: Pirovano ICMTD-2005 |

<table>
<thead>
<tr>
<th>Cell Type</th>
<th>Flash</th>
<th>FeRAM</th>
<th>MRAM</th>
<th>PCM</th>
<th>Probe Storage</th>
</tr>
</thead>
<tbody>
<tr>
<td>NOR 1T</td>
<td>1T</td>
<td>1T/1C</td>
<td>1T/1R</td>
<td>1T/1R</td>
<td>AFM-based</td>
</tr>
<tr>
<td>NAND 1T</td>
<td>4 at 5</td>
<td>35-100</td>
<td>30-50</td>
<td>8-16</td>
<td>8.4 (no litho)</td>
</tr>
<tr>
<td>Cell Size ($F^2$)</td>
<td>10 ns</td>
<td>60 ns / serial</td>
<td>40 + 80 ns (read + write destructive read)</td>
<td>30 ns</td>
<td>60 ns</td>
</tr>
<tr>
<td>Read Time (random)</td>
<td>1 us</td>
<td>200 us / page</td>
<td>1 s / sector</td>
<td>2 ms / block</td>
<td>30 ns</td>
</tr>
<tr>
<td>Write time (byte)</td>
<td>Fair</td>
<td>Fair</td>
<td>Poor</td>
<td>Poor</td>
<td>Good</td>
</tr>
<tr>
<td>Erase time (byte)</td>
<td>Tunnel oxide, HV</td>
<td>Capacitor</td>
<td>Current Density</td>
<td>Litho</td>
<td>None</td>
</tr>
<tr>
<td>Scalability Limits</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>Multi-bit capability</td>
<td>Medium</td>
<td>Low</td>
<td>High</td>
<td>Medium</td>
<td>Very low</td>
</tr>
<tr>
<td>Relative cost/bit</td>
<td>Very high</td>
<td>Medium</td>
<td>Low</td>
<td>Low</td>
<td>Very low</td>
</tr>
<tr>
<td>Maturity</td>
<td>1 Gb and 2 Gb packages</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2004 $16B - predicted $72B by 2012</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>NOR - 30% CAGR in '04, similar now but reports vary</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>NAND - 70% CAGR in '04 but now down to ~20%</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>8 - 64 Gb packages (3D)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>needs a write controller</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>today it's on the chip</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
NOR vs. NAND Geometry

Source: Micron

NAND: 4F²
NOR: 10F²
DRAM: 6-8F²

NAND vs. NOR Properties

Source: Micron

<table>
<thead>
<tr>
<th></th>
<th>NAND</th>
<th>NOR</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Advantages</strong></td>
<td>Fast writes</td>
<td>Random access</td>
</tr>
<tr>
<td></td>
<td>Fast erases</td>
<td>Word writes</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Read-write-write</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Read-write-erase</td>
</tr>
<tr>
<td><strong>Disadvantages</strong></td>
<td>Slow random access</td>
<td>Slow writes</td>
</tr>
<tr>
<td></td>
<td>No word writes</td>
<td>Slow erases</td>
</tr>
<tr>
<td><strong>Random read</strong></td>
<td>25 us first byte, 0.03 us for remaining 2,111 bytes</td>
<td>0.12 us</td>
</tr>
<tr>
<td><strong>Sustained read (sector basis)</strong></td>
<td>23 MiB/s (x8) or 37 MiB/s (x16)</td>
<td>20.5 MiB/s (x4) or 41 MiB/s (x16)</td>
</tr>
<tr>
<td><strong>Random write</strong></td>
<td>~300 us/2112 bytes</td>
<td>180 us/32 bytes</td>
</tr>
<tr>
<td><strong>Sustained write (sector basis)</strong></td>
<td>5 MiB/s</td>
<td>0.178 MiB/s</td>
</tr>
<tr>
<td><strong>Erase block size</strong></td>
<td>128 KB</td>
<td>128 KB</td>
</tr>
<tr>
<td><strong>Erase time (typ)</strong></td>
<td>2 ms</td>
<td>750 ms</td>
</tr>
<tr>
<td><strong>Part Number</strong></td>
<td>MT29F2G08A</td>
<td>MT28F128J3</td>
</tr>
</tbody>
</table>
Flash Component

Source: Micron

NAND Trends

Source: Shin, 2005 Symp. VLSI Ckts

Design Rules [um] vs. Start of Mass Production
NAND vs. DRAM 2007

• DRAM
  • 65 nm process
  • 2 Gb on 100 mm² die
  • 1.94 Gb/cm²

• NAND SLC
  • 56.7 nm process
  • 4 Gb on 80.8 mm² die
  • 4.3 Gb/cm²

• NAND MLC (2 bits/cell)
  • 56.7 nm process
  • 8 Gb on 80.8 mm² die
  • 11 Gb/cm²

What’s Wrong with FLASH?

No problem unless
  • You care about speed, power
    » Looks good when compared to disk except for price
  • OR operate in write rarely land

• There are some alternatives BUT
  • They all have some downsides
    » Maturity, expense, density, market & investment, etc.
    » Scaling claims - just how real are they

• Worth tracking since FLASH futures may not be bright
  • IEDM 2005 Panel ==> run out of gas in 2010 likely?
  • Vendors disagree of course

• Question
  • obvious market niche: thumb drives, cameras, etc.
  • SSD and checkpoint storage role might be in doubt
What’s Next?

• Talk about likely future NVRAM candidates
  • Ignore quantum and DNA soup like structures
    » Distant future maybe - near future unlikely
    » Note: fab ramp is as important as the devices
  • Many have been around for a long time
    » Development to deployment is a long and rocky road

• How they work focus
  • Maybe more technology than a user cares about
  • Hopefully aid awareness of what to look for as the technologies progress
  • Architects must track technology trends

• Try and assess where their future might lie
  • Memory shapes the systems around it
    » A fact most architects have ignored to date
    » Von Neumann’s corollary

---

Flash (Hot Chips ’04)

<table>
<thead>
<tr>
<th>Applications</th>
<th>NOR Flash</th>
<th>NAND Flash</th>
</tr>
</thead>
<tbody>
<tr>
<td>Future applications</td>
<td>MLC: mass storage</td>
<td>Code and data</td>
</tr>
<tr>
<td>Density range</td>
<td>Up to 512Kb</td>
<td>Up to 4Gb</td>
</tr>
<tr>
<td>READ latency</td>
<td>60ms-120ms</td>
<td>25μs</td>
</tr>
<tr>
<td>Max Read bandwidth</td>
<td>41 MB/s - 112 MB/s (16b)</td>
<td>40 MB/s (16b bus)</td>
</tr>
<tr>
<td>Max Write bandwidth</td>
<td>0.25 MB/s</td>
<td>5MB/s</td>
</tr>
<tr>
<td>Erase time</td>
<td>400ms (128KB blk)</td>
<td>2ms (128KB block)</td>
</tr>
<tr>
<td>Read device current</td>
<td>1.6x</td>
<td>1x</td>
</tr>
<tr>
<td>Write device current</td>
<td>3x</td>
<td>1x</td>
</tr>
</tbody>
</table>

Note: NAND read times haven’t changed in years
Density improvement is excellent

Source: Micron tutorial
Known FLASH issues

- **Speed** - slow writes OK, but 25 usec reads??
  - High voltage on both read and write create problems
    - Charge pump takes time
    - Jitter on bit lines requires lengthy settle margin
  - Conclusion is that reads are unlikely to get much faster

- **Retention**
  - Thicker tunnel oxide (7-12nm) provides good retention, but
    - High voltage requirements create reliability issue.
      - Channel punch through, junction breakdown, etc.
      - Also increases the read and write energies

- **Scaling**
  - Concern over single defect memory loss limits vertical scaling
  - High voltage also limits lateral scaling to some extent
  - Rad hard arrays are difficult to achieve
  - Support circuitry doesn’t scale as well as the arrays

More Issues

- **Retention**
  - $10^6$ block erase wear out
    - Gets considerably worse for multi-bit cells
  - Density/Retention trade-off
  - Wear leveling a must for computer systems
    - Who cares for iPods, cameras, etc.

- **Use model**
  - Somewhat goofy
    - Write once cells or block erase
    - Complex controller
  - Not much worse than DRAM however
SONOS/MONOS

• **ONOS** - oxide nitride oxide semiconductor
  - M=metal gate - common outside US
  - S= silicon - more common in US

• **Varying views**
  - Some view as a FLASH evolution
  - Others view as a fundamentally different technology
  - Both views are credible but who cares

Why should we be interested

• **Relatively mature**
  - Already in production
    - SONY is basing their SoC strategy on this
    - TSMC, Grumman, Hitachi, Philips & Toshiba also have the process
    - Compatible with CMOS fab
  - Density
    - $6F^2$ cell (same as DRAM)
  - Lower than FLASH program voltage 5-8V
  - Scales better
    - Working @ 20 nm, 1ms program and erase
    - Reported IEDM ’05 by TSMC (J. R. Hwang et al)
**Not a new technology**

- **Current usage**
  - Satellite and spacecraft
    - Inherently rad-hard
      - Important at small size & enables cheap packaging

- **Why haven’t we seen it**
  - Concerns about data retention
  - Density not as good as FLASH

- **What’s changed**
  - 2 bit per cell $=>$ density better than FLASH
    - Possible for FLASH too but much harder to control
  - Retention now at 10 years after $10^7$ write/erase
    - Primarily due to anneal w/ deuterium rather than hydrogen
    - Promise of hi-K dielectrics - viz. HfO & HfO$_2$

---

**MONOS/SONOS vs. Floating Gate (a.k.a. FLASH)**

Sources: Bu & White (IEDM ’05) & Sony Corporation

---

Sources: Bu & White (IEDM ’05) & Sony Corporation

Figure 9: TEM Photograph for MONOS Memory Transistor
SONOS Operation

• Write - positive gate bias 5-8V
  ▪ Electrons tunnel through thin top layer
  ▪ Trapped in cavities in the nitride layer
    » Due to thicker bottom layer oxide
  ▪ Current thickness: 2, 5-10, 5 nm

• Read @ 4.5V
  ▪ Vds forward bias
  ▪ If Ids current then 0, else 1

• Block Erase
  ▪ Similar to FLASH but @ 2V

SONOS Pro’s and Con’s

• Pros
  ▪ Scaling and wear-out much improved over FLASH
    » Wear out due to electrons trapped in Nitride layer
    » FLASH - oxide deterioration and single point of failure
  ▪ Reduced Energy due to lower voltage operation
    » Philips has a 2T version which decreases energy/op by 3-5x

• Cons
  ▪ Write and erase currently slower than FLASH
    » Promise to be faster in 65 nm - but I can’t find a report to confirm

• Bizarre
  ▪ No report found in the literature on read access times
Phase Change RAM

- **Tower of Babel naming**
  - PCRAM, PRAM, PCM, OUM, CRAM

- **Basis**
  - Chalcogenide material
    - 2 states - crystalline and amorphous
      - Actually lots of states in between
    - 0 = Amorphous - quench after heating to > 619 C
      - High resistive, high refractive index
    - 1 = Crystalline - heat > 223 C
      - Low resistive, low refractive index
    - Quench must cool to < 100 C
  - **NOTE**
    - Properties and temps vary slightly w/ specific material

Also Not a New Technology

- **Timeline**
  - '66 Stanford Ovshinsky (ECD) first patent
  - '69 ECD patent and working device
  - '99 Ovonyx joint venture starts as license source
  - '04 64 Mb Samsung part
  - '05 256 Mb Samsung plus w/ 100 uA programming
    - Hitachi 100 uA @ 1.5v programming current
  - '06 BAE puts rad-hard parts in space
    - 1st commercially available part
  - '06 STM 128 Mb commercial
  - '07 IDF demo by Justin Rattner of Intel version
We use this stuff now - differently

- **CD-RW and DVD-RW**
  - Chalcogenide based
  - Laser to do the heating
  - Read based on refraction differences - not resistance
Lot's of Chalcogenides

<table>
<thead>
<tr>
<th>Binary</th>
<th>Ternary</th>
<th>Quaternary</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ga Sb</td>
<td>Ge₂Sb₂Te₅</td>
<td>Ag In Sb Te</td>
</tr>
<tr>
<td>In Sb</td>
<td>In Sb Te</td>
<td>(Ge Sn)Sb Te</td>
</tr>
<tr>
<td>In Se</td>
<td>Ga Se Te</td>
<td>Ge Sb (Se Te)</td>
</tr>
<tr>
<td>Sb₂ Te₃</td>
<td>Sn Sb₂ Te₄</td>
<td>Te₉₄Ge₁₀Sb₂S₂</td>
</tr>
<tr>
<td>Ge Te</td>
<td>In Sb Ge</td>
<td></td>
</tr>
</tbody>
</table>

Most commonly used is GST

Source: Ovonyx

Assymetric Properties

<table>
<thead>
<tr>
<th>Amorphous Phase</th>
<th>Crystalline Phase</th>
</tr>
</thead>
<tbody>
<tr>
<td>TEM Images</td>
<td>Electron Diffraction Patterns</td>
</tr>
</tbody>
</table>

Material Characteristics

- Short-range atomic order
- Low free electron density
- High activation energy
- High resistivity
- Long-range atomic order
- High free electron density
- Low activation energy
- Low resistivity

Source: Ovonyx
Large R diff & Wide operating range

R(I) vs. Programming Current at Room Temperature and 77K

Data demonstrating wide operating temperatures of OUM technology.

Multi-bit/cell option is obvious

16-bit/cell demonstrated

Source: Ovonix

Excellent Retention & Durability

Cycle Life > $10^{13}$ Write/Erase Cycles

10 year retention at 130 C

Retention reduced with higher temps

Programming Pulse Width: 50 nsec

Programming Current: 1 and 1.7 mA

Source: Ovonix
Multi-bit requires Multi-pulse

Multi-State Storage

- Multiple-bit storage in each memory cell (10 pulses per step, repeated ten times.)

Source: Ovonyx

Basically a very cheap material

Cost/Bit Reduction

- Small active storage medium
- Small cell size – small die size
- Simple manufacturing process – low step count
- Simple planar device structure
- Low voltage – single supply
- Reduced assembly and test costs

Source: Ovonyx
Ovonyx claimed advantages

Near-Ideal Memory Qualities
- Non-volatile
- High endurance – $>10^{13}$ demonstrated
- Long data retention – $>10$ years
- Static – no refresh overhead penalty
- Random accessible – read and write
- High switching speed
- Non-destructive read
- Direct overwrite capability
- Low standby current (<1 μA)
- Large dynamic range for data (>40X)
- Actively driven digit-line during read
- Good array efficiency expected
- No memory SER – RAD hard
- No charge loss failure mechanisms

Other Advantages

• Scalability
  • Primarily limited by lithography
    » Caveat - thermal isolation bands may not scale as well
      • Claim is quaternary materials are the solution here
    • Performance improves linearly w/ feature size
• What we care about in a read mostly environment
  • E.g. check point memory
    » Where the ideal is read never since nothing bad happened
  • Read time is short
  • Low read energy
• 3D possible w/ epitaxial thin films
  • Claimed but not demonstrated as far as I can tell
OK where’s the downside

- **Based on the Ovonyx spin**
  - Everybody should use this stuff and FLASH should be dead
  - It isn’t so what’s up?

- **HEAT**
  - Semi-conductors give off ~50% of their power as heat
    - The rest is returned to the power supply
  - In write operations - ~100% of the power is given off as heat
  - Longer quench time if writes to same neighborhood - control problem

- **Issues**
  - Retention tracks ambient temps
  - Good cooling means higher write currents
  - BIG ONE: material defect issues currently have yield issues
    - It’s a long way from the lab to profitable product

FeRAM/FRAM

- **Ferro-electric basis**
  - 1 T and 1 C currently
    - Like DRAM but the C is a ferro-electric device
  - Behavior is similar to the old core memories
    - But voltage rather than current based
    - Magnetic polarity is used to determine the state

- **Also not a new technology**
  - Research
    - Samsung, Matsushita, Oki, Toshiba, Infineon, Hynix, Symetrix, Cambridge University, University of Toronto and the Interuniversity Microelectronics Centre (IMEC, Belgium).
  - Production
    - RAMTRON - most of the development
    - Licensed to Fujitsu with the largest capacity production line
Dwarfed by FLASH

- **Gartner Group 2005 reports**
  - 18.6 B$ FLASH
  - 23 M$ for Ramtron
    » Probably the largest supplier (made by Fujitsu??)
- **Promise (conflicting reports)**
  - When compared to FLASH
  - FeRAM offers
    » lower power
    » faster write speed
    » much greater maximum number (exceeding $10^{16}$ for 3.3 V devices) of write-erase cycles.

FeRAM Device Basics

---

Source: Proc IEEE, V. 88, No. 5, May 2000
Ali Sheikholeslami, MEMBER, IEEE, AND P. Glenn Gutak, SENIOR MEMBER, IEEE
**Compared w/ Flash and EEPROM**

<table>
<thead>
<tr>
<th>Nonvolatile Memory</th>
<th>Area/Cell (normalized)</th>
<th>Read Access-Time</th>
<th>Write (prog.) Access-Time</th>
<th>Energy* per 32b Write</th>
<th>Energy* per 32b Read</th>
</tr>
</thead>
<tbody>
<tr>
<td>EEPROM</td>
<td>2</td>
<td>50ns</td>
<td>10μs</td>
<td>1μJ</td>
<td>150pJ</td>
</tr>
<tr>
<td>Flash Memory</td>
<td>1</td>
<td>50ns</td>
<td>100ns</td>
<td>2μJ</td>
<td>150pJ</td>
</tr>
<tr>
<td>Ferroelectric Memory</td>
<td>5 (†)</td>
<td>100ns</td>
<td>100ns</td>
<td>1μJ</td>
<td>InJ</td>
</tr>
</tbody>
</table>

*Note: Flash access times are not correct - makes one wonder about the rest

--- the stacked version area is 2x bigger than Flash

--- Larger size is due to old process

* 2005 Fujitsu line used 350 nm for FeRAM
* 2006 Toshiba Flash process in 60 nm

--- Scalability of the Fe Cap is not discussed

Source: Proc IEEE, V. 88, No. 5, May 2000

--- FeCap Hysteresis Issues

2 Options:

- 1T/1C
  * access transistor compensates for soft hysteresis

- Square hysteresis loop
  * different materials under investigation
  * intersecting wires rather than 1T
  * Given wire scaling it's not clear if this is a win

Source: Proc IEEE, V. 88, No. 5, May 2000

--- FeCap Hysteresis Issues

Fig. 6. Hysteresis loop characteristic of a ferroelectric capacitor. Permanent charge \( Q_p \), instantaneous charge \( Q_s \), and reverse voltage \( (V_r) \) are the three important parameters that characterize the loop. The + and – signs inside the capacitor symbol represent the applied voltage polarity.
Operation & Issues

- **Destructive read (like DRAM but w/o refresh)**
  - Write a 1: if 0 the reversal generates a small current
  - Detected by sense amp

- **Wear out mechanism**
  - Imprinting - tendency to prefer one state if held there for a long time + neighborhood issue

- **Scaling**
  - Has scaled with Moore’s Law as feature size shrinks

- **Issues**
  - Less dense than FLASH
  - But with a longer future? TBD
  - Need for a constant voltage reference => column overhead
    » Potential problem due to future increasing process variation

23 M$ Sold - for What?

- **Ramtron shows increases in which segments**
  - Automotive air bags and black boxes
    » Seems odd given lots of magnetics - starters and alternators
  - RFID tags
  - Smart cards
  - Medical
  - Printers (anybody know if HP uses this stuff?)
  - RAID controllers
    » Due to better wearout??
MRAM - Magneto-Resistive RAM

- Basics
  - 2 Ferromagnetic plates separated by an insulator
- Not a new technology once again
  - '55 cores used a similar principle
  - '00 IBM/Infineon joint development partnership
  - '04 16 Mb Infineon prototype
    » TSMC, NEC, Toshiba announce MRAM cells
  - '05 2 GHz MRAM cell demonstrated
    » Renesas & Grandis show 65 nm MRAM cell
    » Freescale enters fray with spin torque technology or transistor (STT)
- '06 Freescale markets 4 Mb STT chip
  » NEC markets 250 MHz SRAM compatible MRAM

Device

Source: IBM
3 Operation Modes

• “Classic”
  • Read
    » Two plates same polarity ==> lower R = 0
    » Opposite polarity ==> higher R = 1
  • Write
    » Crossing wires as in previous figure
  • Problems
    » Neighborhood problem at small size
      • False writes to neighboring cells
      • Limits density to >= 180 nm
    » Only a problem for write

Toggle Mode

• Multi-step write and multi-layer cell
  • More complex process
  • Read
    » Same as classic
  • Write
    » Timed write current offsets in the 2 wires to rotate field
    » Reduces neighborhood effect
      • Scales well to 90 nm
STT

• The current focus of all research
  • Also a multi-layer cell

• Operation
  • Read as usual
  • Write
    » Inject polarized (spin) electrons
      • As they enter a layer if spin state changes it exerts a “torque” on nearby layer
    » Advantage
      • Much reduced neighborhood effect
        – Much lower current requirements on bit and word lines
        – Scales below 65nm (haven't seen a limit projection)
      • Reduces write energy to near read energy

Properties

• Power
  • Read energy =~ DRAM but w/ no refresh
    » Claim 99% less in normal operation
  • Write energy 3-8x > DRAM for classic
    » STT solves this as Rd and Wr energy ~ same

• Longevity
  • Indefinite

• Density
  • Until market adopts non-critical (a.k.a. large) fabs used
    » B$+ fab is the key barrier
  • Hence nowhere near DRAM or FLASH
Properties (cont’d)

- **Speed**
  - Fast reads and writes < 2ns observed

- **Overall**
  - Speed similar to SRAM
  - Density similar to DRAM
    - But not as good as FLASH
  - No degradation
  - No block erase - true random access

- **Synopsis**
  - It’s one to watch closely
  - Freescale is probably the best focus

---

Probe Storage

- **Pioneered by IBM Zurich**
  - Leverages AFM (atomic force microscope) technology
  - Micro-machined cantilever to read and write indentations in a polymer substrate

- **Current demonstration density**
  - 641 Gb/in²

- **Interestingly**
  - One of the current drivers of this technology is HP
  - QSR?
Simple Concept - Hard to Build

• Idea
  • Read
    » Use a cold probe to see if there is a dimple or not
  • Write
    » Use a hot probe
      • Write 1 - touch probe and a dimple is formed
      • Write 0 - put probe close to surface but not touching
        - If it's already a 1 the dimple goes away
        - If it's a zero nothing happens
    » VIOLAI
  • Probes fab'd in an array and physically move
    » Mechanical nature limits speed
    » Z-axis vibrations are an issue given the small dimensions
    » Scaling properties are excellent
      • Fundamental limitation is molecular size

IBM calls it Millipede

Read & Array Illustration  Writing a 1

Source: IBM
Problems

• Mechanical motion
  • Small makes it good BUT
    » Need to move the array likely slower than electrical approach
      • Even at the scalable limit

• Yields
  • Still experimental so device yield is off the chart low

• Role
  • More likely a disk replacement than anything else

Carbon Nanotube - NRAM

• Least mature of the lot

• Nantero owns most of the IP
  • Information more of a marketing blurb than anything else
  • Have not found real publication data to date
    » Hence no quantification or scaling properties
    » Numerous press releases which say the same thing

• Nantero claims
  • Faster and denser than DRAM or FLASH
  • Portable as FLASH
  • Resistant to environment: temperature, magnetism
Idea Basis

• Sprinkle nanotubes over a silicon substrate
• Pattern to create a bridge over a 13nm channel
• Then
  • Read
    » Resistance based - usual sense amps etc.
  • Write
    » Bend the nanotube down to touch or not
      • Van der Waals forces keep it bent

Structure

◊ Nonconductive spacers keep the higher nanotubes flat and raised above the lower level. These spacers can be between five and ten nanometers in height to separate the layers of nanotubes.

◊ These spacers must be tall enough to separate two layers of nanotubes from each other when both are at rest, yet short enough to allow small charges to attract and cause bends in the nanotubes.

Fabricated on a silicon wafer, CNT ribbons are suspended 100 nanometers above a carbon substrate layer.
NRAM Jury is Still Out

- Concept is good - fab is problematic
  - 5 nm gap between nano-tubes and channel hard to achieve
  - Patterning must be very precise
    » Tubes have to be thin enough and long enough to bend to create a contact

- Potential for universal memory
  - Fast: 3 ns access demonstrated in 2006 by Nantero
  - Scales: 22 nm demo in 2006

- But
  - Commercial fab and a 1 cell lab test are miles apart

RRAM - Resistive RAM

- Missing Link (so far)
  - Lots of companies claim to be working on it
    » NTT, Sharp, Samsung, Fujitsu
    » Have yet to find performance and power numbers
      • Obvious claims - low power, fast, high endurance

- Materials vary
  - Perovskites ($\text{PCMO} = \text{Pr}_{1-x}\text{Ca}_x\text{MnO}_3$)
    » Supply problem: Praseodymium is a rare earth metal
  - Various transition metal oxides (groups 3-12)
  - Chalcogenides (already covered in PCRAM part)
Mechanism

• PCMO
  • Electron concentration at cathode
    » Due to correct pulse width at low voltage
    » High resistance
  • Field collapse under negative pulse
    » Low resistance
  • Problem
    » 2-5x resistance change - multibit cells problematic

• Transition metal films
  • High resistance change 10-100x
  • Ion migration (similar to electrolytes)

Literature so far

• Limited to claims and process technology
  • all demonstrated cells are relatively large
    » 100's of nm
  • claim is that they can be as small as 10 nm

• Patents refer to single cell properties

• Future
  • I'll report more if I find it
## Synopsis

<table>
<thead>
<tr>
<th>Cell Type</th>
<th>NOR Flash</th>
<th>Nand Flash</th>
<th>SONOS</th>
<th>FeRAM</th>
<th>MRAM</th>
<th>PCRAM</th>
<th>Probe</th>
<th>NRAM</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cell Size F×d</td>
<td>1T</td>
<td>1T</td>
<td>1T</td>
<td>1T/1C</td>
<td>1T/1S</td>
<td>1T/1S</td>
<td>1T/1S</td>
<td>ARAM base 1 channel</td>
</tr>
<tr>
<td>Endurance W/R</td>
<td>10%6/inf</td>
<td>10%6/inf</td>
<td>10%7-19%/inf</td>
<td>10%12/19%/12</td>
<td>&gt;10%14/inf</td>
<td>10%12/inf</td>
<td>9*/5-10%/12/19%/7-e</td>
<td>?</td>
</tr>
<tr>
<td>Read Time (random)</td>
<td>60 ns</td>
<td>60 ns/serial</td>
<td>?</td>
<td>40-80ns destructive read</td>
<td>30 ns</td>
<td>60 ns</td>
<td>2-20 ms</td>
<td>?</td>
</tr>
<tr>
<td>Write Time (byte)</td>
<td>1 us</td>
<td>200 us/page</td>
<td>200 us</td>
<td>60 ns</td>
<td>30 ns</td>
<td>10 ns</td>
<td>1-1 ms seek &lt; times bit</td>
<td>?</td>
</tr>
<tr>
<td>Erase time (byte)</td>
<td>1 sector</td>
<td>2 ms/block</td>
<td>9 ms</td>
<td>NA</td>
<td>30 ns</td>
<td>150ns</td>
<td>1-1 ms seek &lt; times bit</td>
<td>?</td>
</tr>
<tr>
<td>Scalability</td>
<td>Fair</td>
<td>Fair</td>
<td>Good</td>
<td>Poor</td>
<td>Poor</td>
<td>Good</td>
<td>Very good</td>
<td>?</td>
</tr>
<tr>
<td>Scalability Limit</td>
<td>Tunnel Oxide High Voltage</td>
<td>Tunnel Oxide High Voltage</td>
<td>ONO Oxide</td>
<td>Fe-Cap</td>
<td>Current Density</td>
<td>Lithography</td>
<td>None</td>
<td>?</td>
</tr>
<tr>
<td>Multi-bit capable</td>
<td>Yes</td>
<td>Yes</td>
<td>?</td>
<td>No</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>Relative cost/bit</td>
<td>Medium</td>
<td>Low</td>
<td>Low</td>
<td>High</td>
<td>High</td>
<td>Medium</td>
<td>Very Low</td>
<td>?</td>
</tr>
<tr>
<td>Maturity</td>
<td>Very High</td>
<td>Very High</td>
<td>Medium</td>
<td>Medium</td>
<td>High</td>
<td>Low</td>
<td>Very Low</td>
<td>Lowest</td>
</tr>
</tbody>
</table>

Note - values are extrapolated from the varying reports/claims

Source: HP Exascale Memory Report - Al Davis & Christopher Hoover