









| | Column Write | e Command | |
|----|---|-----------------------------------|---------------------|
| • | love data from mem_ctrl to | sense amps | |
| | timing parameters | | |
| | » t _{CWD} - delay between col-write ctrir | te and <mark>d</mark> ata valid o | n bus from mem |
| | some per device differences | differences | |
| | – SDRAM: t _{cwD} is typically 0 | | |
| | – DDR - typically 1 memory clean | ock cycle | |
| | – DDR2 - t _{cas} - 1 cycle | | |
| | – DDR3 - t _{CWD} is programmable |) | |
| | » Other parameters control a s | subsequent comma | nd's timing |
| | t_{wrr} - write to read delay | | |
| | – end of write data burst to co | olumn read command dela | ly i |
| | t_{wr} - write recovery delay | | |
| | min. Interval between end o command | f a write data burst and s | tart of a precharge |
| | – I/O gating allowed to overdr restore) | ive sense amps prior to c | ol-rd-cmdn (mat |
| | • t _{CMD} - time command occupie | es command bus | |
| | School of Computing | | |
| UL | | 6 | CS781 0 |









| | | | Refre | sh Tr | ends | | | |
|--------------------|---------|-----------------------------|------------------|----------------------------------|-------------|------------------------------|--------------------|-------------------------|
| • t _{RFC} | is goin | g up | | | | | | |
| • de | ecreas | es availa | ability = | => slow | er syste | m mem | orv | |
| | | halaa | | | | | | |
| • • | endor c | noice | | | | | | |
| | » keep | inside th | e 64 ms i | refresh p | eriod | | | |
| | • • | on though | the numb | er of row | | | | |
| | | en ulvagn | | | s goes up | | | |
| | | | | | | | | |
| | | Device | | | | | | |
| | | Capacity | | | Row Size | Refresh | | |
| Family | Vdd | Mb | # Banks | # Rows | kB | Count | t _{RC} ns | t _{RFC} ns |
| DDR | 2.5V | 256 | 4 | 8192 | 1 | 8192 | 60 | 67 |
| | | 512 | 4 | 8192 | 2 | 8192 | 55 | 70 |
| | | 256 | 4 | 8192 | 1 | 8192 | 55 | 75 |
| DDR2 | 1.8V | | | | | 8103 | 55 | 105 |
| DDR2 | 1.8V | 512 | 4 | 16384 | 1 | 9192 | | |
| DDR2 | 1.8V | 512 1024 | 4 8 | 16384 16384 | 1 | 8192 | 54 | 127.5 |
| DDR2 | 1.8V | 512 1024 2048 | 4 8 8 | 16384 16384 32768 | 1 1 | 8192 8192 8192 | 54 ~ | 127.5 197.5 |
| DDR2 | 1.8V | 512 1024 2048 4096 | 4 8 8 8 | 16384 16384 32768 65536 | 1 1 1 | 8192 8192 8192 8192 | 54 ~ ~ | 127.5 197.5 327.5 |
| DDR2 | 1.8V | 512 1024 2048 4096 | 4 8 8 8 | 16384 16384 32768 65536 | 1 1 1 | 8192 8192 8192 8192 | 54 ~ ~ | 127.5 197.5 327.5 |



































Page <#→























| # of | active banks | 1 | | | |
|------|----------------------------|----------------|--------------------|------------|--|
| | conflict between perform | ance and pow | er | | |
| | current limit is 4 bank ac | tivation windo | W T _{FAW} | | |
| DOL | n get worse as device | width goes (| h | | |
| | | | | | |
| | | | | | |
| | | Mieron | | | |
| | Dovice Configuration | F12 Mb x 4 2 | | 09 Mb v 16 | |
| | Buc width | 512 MD X 4 2 | 2 2 UM 02 | 16 | |
| | Bank count | 8 | 8 | 8 | |
| | Ballk Count | 1639/ | 16394 | 8106 | |
| | Column Count | 2048 | 10304 | 1024 | |
| | Row Size | 8192 | 8192 | 16384 | |
| | tRRD ns | 7.5 | 7.5 | 10004 | |
| | tFAW | 37.5 | 37.5 | 50 | |
| | | | | | |



| Parameter | Description | |
|-----------|--|---|
| tAL | added latency to column accesses for posted CAS | 1 |
| tBURST | data burst duration on the data bus | 1 |
| tCAS | interval between CAS and start of data return | 1 |
| | column command delay - determined by internal burst | 1 |
| tCCD | timing | |
| tCMD | time command is on bus from MC to device | 1 |
| | column write delay, CAS write to write data on the bus | 1 |
| tCWD | from the MC | |
| | rolling temporal window for how long four banks can | 1 |
| tFAW | remain active | |
| tOST | interval to switch ODT control from rank to rank | 1 |
| tRAS | row access command to data restore interval | 1 |
| | interval between accesses to different rows in same bank | 1 |
| tRC | = tRAS+tRP | |
| tRCD | interval between row access and data ready at sense amps |) |
| tRFC | interval between refresh and activation commands | |
| | interval for DRAM array to be precharged for another row | |
| tRP | access | |
| | interval between two row activation commands to same | |
| tRRD | DRAM device | |
| tRTP | interval between a read and a precharge command | |
| tRTRS | rank to rank switching time | |
| | write recovery time - interval between end of write data | |
| tWR | burst and a precharge command | |
| | interval between end of write data burst and start of a | |
| tWTR | column read command | |

| | Prev ▲ | Next | Kank | Bank | MIN. (IMING | Notes | |
|---|-----------|------|------|------|-----------------------|-----------------------------------|--|
| A = + + + + + + + + + + + + + + + + + + | Â | Â | s | d | tRRD | plus tFAW for 5th RAS same rank | |
| A=row access | P | A | s | d | tRP | | |
| R=col_rd | F | Α | s | s | tRFC | | |
| W=col_wr | A | R | s | s | tRCD-tAL Max(tBURS | tAL=0 unless posted CAS | |
| P=precharge | R | R | s | а | T, tCCD) tBURST+ | tBURST of previous CAS, same rank | |
| F=Refresh | R | R | d | а | tRTRS | tBURST prev. CAS diff. rank | |
| s=same | | | | | tCWD+ | | |
| d=different | | _ | | | tBURST+ | | |
| u-unerent | w | R | s | а | tWTR | tBURST prev CASW same rank | |
| a=any | | | | | | | |
| | w | R | d | а | tCAS | tBURST prev CASW diff rank | |
| | A | w | s | s | tRCD-tAL | | |
| | | | | | tCAS+tBUR | | |
| | _ | | | | ST+tRTRS- | | |
| | R | w | а | а | tCWD | tBURST prev. CAS any rank | |
| | w | w | e | | | tBURST prev CASW same rank | |
| | | | 3 | u | tBURST+tO | abonor prev chow same rank | |
| | w | w | d | а | ST | tBURST prev CASW diff rank | |
| | Α | Ρ | s | s | tRAS | | |
| | | | | | tAL+tBURS | | |
| | п | | - | - | I + TRTP- | PUDET of provious CAS, some mult | |
| | ĸ | ٣ | 5 | 5 | tAL+tCWD | LOOKST OF PREVIOUS CAS, Same rank | |
| | | | | | + | | |
| | | | | | tBURST+tW | | |
| | w | Ρ | s | s | R | tBURST prev CASW same rank | |
| | F | F | S | а | tRFC | | |
| | | E | s | а | TRFC | | |

| Projects | |
|---|---------|
| Note this is an abstracted view | |
| individual devices may vary and do | |
| » particularly RAMBUS | |
| • project ideas | |
| » #1 | |
| ullet specify the things that count for a particular technology | |
| and then write a mem_ctir that respects these constraints | |
| • it's all about scheduling | |
| » #2 | |
| • simulate RAMBUS Vs. JEDEC for various workloads | |
| » #3 | |
| evolution is not always good | |
| compare memory performance SDRAM, DDR, DDR2, DDR3 | |
| - use basic timing model but with device specific values | |
| School of Computing 44 | C\$7810 |
| University of Utah | |