



































More Details

Pin mapping

Describe how your chip pins map to tester channels

Tester config

Describe the different voltages, etc

Timing description

Describe when to apply inputs and when to check for outputs

Test patterns

Describe what to send to the DUT on each cycle, and what to check for on the DUT outputs

■ There are 16 "sectors" labeled 0-f

Each sector has 16 "channels" labeled 0-f

Each pin is defined as sector.channel (i.e. 0.2, d.3, a.c)

On each cycle, each pin may be either a "force" channel or a "compare" channel, but not both

If you have bi-directional pins on your chip, you need to define which are inputs and which are outputs on each cycle!

Or a pin can be "mask" and thus be ignored

DUT Wiring Men	U	
LU 500 92064-1 LU S Logical Path Name	etup DUT Wiring Idle Logical Signal Name	Sector⁄ DUT Channel Pin
	clr*	1.f U_0
2	s0 and side	
3	d7 statement	2.b U_3
4	d6 generation	2.a U_4
5	d5 d	2.9 U_5
6	d4 established	2.8 U_6
7	d3 management	2.7 0.7
8		2.6 0.8
9		2.5 U_9
10		2.4 0_10
F1 START SINGLE	F4 CLEAR SPEC	F8 SORT

Ch	annel Menu	J (LV50	00)			
	LV 500	LV Setup	Channe	Lang Idle		
	Group: data	Nidth: 8	Rodix:	Bin		
	Logical Signal	Channe1	Timing	Column Mask		
		2.4	Group	Off		
		2.5	Group			
		2.6	Group	OFF		
		2.7	Group	OFF		
	44	8.9	Group	Off		
		2.9	Group	OFF		
		2.0	Group	000		
	67	2.6	Group	Off		
	F1 START SINGLE	F4 CLEAR SPEC		F6 RENAME GROUP	PT DELETE	F8 ADD

Г

Ter	nplate /	Nenu	l				
	110 500 1110 198	064-1			Templati	Idle	
	Template: temp	late_0	Lock!	910	Resol	ution: 500ps	
	Group/Signal Name	Pin Function	Format	Clock Phase		Length: 100ns Delay	Width
	0	FORCE	DHR2 I	. BA	×	0.0ns	98ns
	٩	COMPARE	EDGE	r ea		0.0ns	4 90ns
	•	FORCE	DNRZ	0A	×	0.005	90ns
	le	FORCE	DNRZ	0A	×	0.005	90ns
	F1 STeet SCH4000	F3 QLOB SPI	AL C	F4 LEAR IPEC		F6 É7 RENAME DELETI	E 10 100

Pat	tern Menu			
	LU 500 92064-1 Line Number Select 1 Completion		Pattern I	dle Expected
	0 I 1 template_0 2 template_0 3 template_0 4 template_0 5 template_0 6 template_0 7 template_0 8 template_0	74F547 pattern -LLL-0111111 LLH 1011111 LHL 1011111 HHL 11101111 HLL 11110111 HLH 11111011 HHH 1111110	data begins her LHH H LHH H LHH H LHH H LHH H LHH H LHH H LHH H	•
	F1 F2 START SEARCH BCH400 HODE	F3 F4 UNDO HARK START	FS DEFINE FORMAT	DELETE ACO LINE LINE

LU 500 Line Number	92U64-1 Select	Displo	data sir	clk en o	Expected 9
	clear shift shift shift shift shift load shift shift shift shift shift shift shift shift	Simple & H LL H LL H LL H LH H HL H HL H HL H HL H HL H HL H HL H HL	est of the 299 -00000000 LL- 00000000 HH 10000000 HH 11000000 HH 1000000 HH LHLHLHL LL 01010101 LL 10101010 LL 1010100 LL 10101001 HL 01010011 HL	shifter H LL H LL	00

LU 500 Line	92064-1	clr	sel	ay Pat	sin cli	en en	9 90	xpec ted
1 0 1 2 3 4 5 6 7 8 9 10 11 11 11 11 11 11 11 11 11	clear * clear shift shift shift shift load shift shift shift shift shift shift shift shift	Sim H H H H H H H H H H H H H H H H H H H		est of the 00000000 10000000 10000000 10000000 1000000	299 shi LL H HH H HH H HH H LL H LL H LL H LL	Filter LL LL LL LL	00 00 10 10 11 01 01 10 00 11 01	

MSA File

```
/* for this example, you want to force the address, enable, */
/* and latch-enable, and see which output is asserted (low) */
template "template_0" {
      cycle = 100ns;
      phase 0a {delay = 0ns; width = 90ns;}
      group "a" {
             function = force;
      ł
      group "q" {
             function = compare;
      }
      group "e" {
             function = force;
      }
      group "le" {
             function = force;
      }
}
```

MSA File /* This section must (I think) be the last section in the */ /* .msa file. */ /* Pin groups are used in the order in which they are defined */ /* Here the E (enable) pins are e1~, e2, and e3 */ /* LE (latch enable) is active low */ Pattern "74F547 pattern data begins here"; * "templ A Q E LE'';"template 0" 000 01111111 011 1; "template 0" 001 10111111 011 1; "template 0" 010 11011111 011 1; "template 0" 011 11101111 011 1; "template_0" 100 11110111 011 1; "template_0" 101 11111011 011 1; "template_0" 110 11111101 011 1; "template_0" 111 11111110 011 1;

	A ADDRESS OF A DECIDENCE OF A DECIDO		
RS-232 Au Boud R			
P100 C		1.612	
Protoc		155.99.195.43	
Hode: Flow C		255.255.255.0	
Output			
Intern			
	Ethernet Addrs Server Presents	08:00:11:00:50:7a	

LV Toolkit Issues

- Note that the conversion process goes to an ms_04_4.msp file (or something close to that)
 - You are not allowed to change this name!
 - If you want to save this setup under a different name you need to convert to the standard name, and then save the setup to a new name using the Disk Services menu.
- Once the .msa is converted, you can look at the setup using all the previous menus

74	ILS547						D	Ta	ble 4 ER S	-2 TATUS	5		
	Table 4-; PIN MAP FOR 74F54	3 17 DECODER	e1 L	- e2~	e3	- le	atch	Trans	sparen	t Addr	Dutputs	ts dec	codec
Signal	Sector/Channel	DUT Pin =	L	H	L	L L	1 1 1	Trans	sparen	a = 1	HIGH	uecou	eu
a2 a1 a0 q0~ q1~ q2~ q3~ q4~ q5~	2.e 2.d 2.c 3.6 3.7 3.8 3.9 3.a 3.b	17 7 6 12 2 1 19 18 8	ннн	L H H (~ #	H L H neans n	- - negative	i i i e-true i	Storir Trans Storir ogic) Tat	ble 4-1	it I B DECC	DDER		
q6~ q7~	3.c 3.d	9 11		Inpu	ts	0	utputs						
le e1~ e2 e3 (~ means ne	3.2 2.f 3.0 3.1 gative-true logic)	16 15 14 13	a2 L L H H H H	a1 L H H L L H H L L H H (~ m	a0 L H L H L H L H H R neans ne	q0~ 0 1 1 1 1 1 1 2 9gative-	q1~ 1 1 1 1 1 true lo	q2~ 1 1 1 1 1 1 gic)	q3~ 1 1 0 1 1 1	q4~ 1 1 1 1 0 1 1	q5~ 1 1 1 1 1 0 1	q6~ 1 1 1 1 1 1 0 1	q7~ 1 1 1 1 1 0

547 DUT Wiring			
LU 500 92064-1 LU Setup Logical	DUT Hiring Idle Logical Signal Name	Sector/ Channel	DUT Pin
	aß	2.0	
1			
2			
3			
4			
	•3 ••••		
			16
7	907000000000000000000000000000000000000	3.6	12
		3.7	
9	92*	3.9	19
10 Sort Complete F1 START SCHOO SPEC	43*		F8 SORT

54	7 Temp	late				
	LU.500	V64-1	V Setup	Tenplate		
	Template: temp Group/Signal Name	Function F	Clock Clock ormat Phase	Resolu	tion: 500ps Length: 10 Delay	Ons>I Width
	a 4	FORCE	DNRZ L OA	×	0.0ns	90ns 🔥
	• 1•	FORCE	DNRZ L BA	×	0.8ns	90ns
					0.0ns	
	F1 START SCHN00	F3 GLOBAL SPEC	F4 CLEAR SPEC		F6 RENAME DE	F7 F8 LETE 400

547 Patte	ern		
LU See 13	N2064-1 Display	Pattern Isle	Expected
Number Select			
0 1	74F547 pattern	n data begins here	
	te_0LLL01111111 te_0LLH10111111	— LHH — H	
3 templo 4 templo	te 0 LHL 11011111 te 0 LHH 11101111	L LHH H	
5 temple	te_0 HLL 11110111	LHH H	
7 temple	ate 0 HHL 1111110	ЦНН Н	
e tempt	ate_0 HHH 1111110	сни и	
F1 START SE	F2 F3 F4	State State State State State	DELETE 400

74LS299	9 Shift/C	Clear Te	emplate	
LU 500	2064-1 LV Set	tup Templat	Idle Iution: 500ps	
Group/Signal Name	Pin Function Forma	Clock I< t Phase	Length: 200ns Delay	> Width
clr	FORCE	L 0A X	0.0ns	100ns
sel	FORCE	L 0A X	0.0ns	100ns
data	COMPARE EDGE	T OC	20.0ns	80ns
slr	FORCE	L DA X	0.0ns	100ns
clk	FORCE	08	40.0ns	100ns
en	FORCE	2 L 0A X	0.0ns	100ns
۹	COMPARE	E T OA	0.0ns	100ns
			F6 F6	7 F8
F1 START SINGLE	F3 GLOBAL SPEC	CLEAR	RENAME DEL	ETE HUU

10 500 96		Lo setu			Tate	
Template: load	4	Lock	OFF	Resol	ution: 500ps	
Group/Signal Name	Pin Function	Format	Clock Phase	۱<	Length: Delay	200ns Widt
clr	FORCE	DNRZ L	ØA	×		-100-
sel	FORCE	DNRZ L	BA	×	o .ons	1004
data	FORCE	R INH	90		0.005	
	FORCE	DNRZ L	8A	×	20.0hs	1000
clk	FORCE	RØ	08		0.0ns	1000
en	FORCE	DNRZ L	8A	×	40.0ns	1000
	COMPARE	EDGE T	0A		0.0ns	۵ ۱۹۹۸۵
					0.005	

74LS299 Pattern									
LU 508 92064-1 Line Number Select	clr sel dat	a sirciken q 200 LL H LL 81	Expected						
8 * 	Simple test of L LL 00000 H LL 00000 H LH 10000 H LH 10000 H LH 10000 H HL 10000 H HL 10101 H HL 10101 H HL 10101 H HL 10101 H HL 10101	the 299 shifter 000 LL H LL 0 000 HH H LL 1 000 HH H LL 1 000 HH H LL 1 001 HH H LL 1 HLH LL H LL 1 HLH LL H LL 1 010 LL H LL 1 010 LL H LL 1 010 LL H LL 1 010 HL H LL 1 001 HL H LL 1 001 HL H LL 1	0 0 0 0 1 1 1 1 1 1 0 0 0 0 1 1						
Funt passed function F1 F2 START SEARCH SINGLE MODE	al tests Fa F4 UNDO MARK STAR	F5 DEFINE FORMAT	É7 F8 DELETE ADD LINE LINE						