

Looked at ColdFire and ARM in depth



- Tools and toolchains for embedded systems
 - Linkers
 - Programmers
 - Booting an embedded CPU
 - > Debuggers
 - > JTAG
- All of this stuff is "below" the C compiler in the stack of tools
 - Material on embedded C will follow
- Any weak link in the toolchain will hinder development

Economic Context



Economic Context

- Open source tools have changed things quite a bit
 - GCC, mainly, but other tools too
 - > GCC targets ~40 architectures
- Often, a company pays to have GCC ported to some embedded architecture
 - Eventually results are open sourced
 - > ARM has ~8 people working full-time on GCC
 - Why would they do this? Keep in mind they also sell compiler tools

More Economic Context

- Problem: Embedded tools often not very high quality
 - Small number of expert users
 - Lots and lots of chips to support
 - This fact is independent of whether the tools are open-source or not
- Read the Wolfe article linked to the course web page
 - Great article



Linking Background

- Each .c file, plus any headers it includes, is called a "compilation unit"
 - Compiler turns compilation unit into an object file
- Each object (.o) file contains:
 - text segment executable code
 - data segment initialized data
 - BSS segment uninitialized data
 - Other stuff debugging symbols, etc.

Object files:

- Relocatable
 - Code and data addresses are symbolic not yet bound to physical addresses
- Contain unresolved references

Linking

Linker functions

- 1. Merge text, data, BSS segments of individual object files
 - Including libraries
 - Including processor boot code
- 2. Resolve references to code and data
 - Report any errors
- **3.** Locate relocatable code
 - Follow instructions in linker script
 - Report any errors
- Result: Binary image ready to be loaded onto the target system

Linker Operation



- Weak uninitialized globals
- Strong functions and initialized globals



- Scan object files in order supplied to the linker, applying linker rules
 - Bizarre consequence: Same object file might have to appear on command line multiple times

Linker Operation

1. A strong symbol can only appear once

- otherwise error
- 2. A weak symbol is overridden by a strong symbol of the same name
 - I.e. all references to that name resolve to the strong symbol
- 3. If there are multiple weak symbols, the linker can pick an arbitrary one
 - uh oh
- Lots more details in CS 4400

Linker Scripts

GNU linker is flexible and powerful

Needs a "program" to tell it how to link for a given embedded platform

Linker script functionality:

- Put parts of executable into the right parts of memory
- Insert padding to meet alignment requirements
- Define extra symbols
- > Do arithmetic
- Keep track of current position in memory as "."

RPi bare metal linker script

```
SECTIONS {
       .init 0x0000 : {
               *(.init)
       }
       .text 0x8000 : {
               *(.text)
       }
       .data : {
               *(.data)
       }
       /DISCARD/ : {
               * (*)
       }
```

MCF52233 Linker Script

```
MEMORY {
    code (RX) : ORIGIN = 0x00000500,
    LENGTH = 0x0003FB00
    userram (RWX) : ORIGIN = 0x20000400,
    LENGTH = 0x00007C00
}
SECTIONS {
    ___heap_size = 0x1000;
    ___stack_size = 0x1000;
}
```

More Linker Script

```
RAMBAR= 0x2000000;RAMBAR_SIZE= 0x00008000;
```

```
FLASHBAR = 0 \times 00000000;
FLASHBAR_SIZE = 0 \times 00040000;
```

More Linker Script



} >> userram

More Linker Script



} >> userram

Loading Programs

Goal: Set things up so CPU runs the desired program when powered up

How is this done?

- > Make a ROM, plug it in
- **>** Burn a PROM / EPROM / EEPROM, plug it in
- Download into RAM or flash ROM using an ISP
 - "In system programmer"
- Load new code over a network
- Pros and cons of each?

Booting a CPU

Execute a sequence of steps

- May run in different orders in different systems
- Some steps optional
- Usually want to cope with both hard and soft boot

Bootup Steps

1. Disable all interrupts

- Most processors power up with interrupts off
- However may be a soft reboot

2. Perform RAM and ROM checks

- RAM "walking 1s" test or similar
- ROM checksum
- No point proceeding if one of these fails
- **3.** Initialize devices to known states
- 4. Copy initialized data segment from ROM to RAM
- **5.** Clear BSS uninitialized data segment

More Booting

6. Initialize the stack

- Initialize the stack pointer
- Create initial stack frame
- 7. Initialize the heap
- Execute constructors and initializers for all global variables
- **9.** Enable interrupts
- 10. Call main()
- **11.** Deal with the fact that main exited

Debugging

Important capabilities:

 \bullet

- > Observability See internal processor state
- Real-time analysis Follow execution without slowing it down or stopping it
- Run control Start and stop the processor, set breakpoints, watches, etc.
- For each debugging method:
 - Which capabilities does it provide?
 - What are its other pros and cons?

Debugging Methods

LEDs under software control

- Minimal workable debugging environment
- A most unpleasant way to debug complex software

printf() to serial console or LCD

- Severely perturbs timing, typically
- Generally, a debug printf() is synchronous
 - Means: Hangs the system until the printf completes
 - > Why?

More Debugging

- Logic analyzer hooked to external pins
 - Timing mode displays logic transitions on pins
 - State mode decode executing instructions, bus transactions, etc.
 - Triggers give the analyzer conditions on which to start a detailed trace
 - Triggers can be highly elaborate
 - Remote debugger
 - Debugging stub runs on embedded processor
 - Main debugger (e.g., GDB) runs on a separate machine
 - The two communicate using Ethernet, serial line, or whatever

More Debugging

JTAG, BDM, Nexus

 Basically just hardware implementations of debugging stubs

ICE – in-circuit emulator

- Acts like your embedded processor but provides lots of extra functionality
- Runs at full speed
- > Typically expensive

More Debugging

ROM emulator

- Looks like ROM, actually RAM + processor
- At minimum supports rapid loading of new SW
- Can implement breakpoints, execution tracing

Simulator

- Maximum controllability and observability
- Often slow
- Hard to interface to the real world
- Easy to simulate the CPU, hard to simulate everything else

JTAG – IEEE1149.1

- Initially for hardware testing, evolved to support software testing
- Basic idea:
 - Each I/O pin, register, etc. can be "sniffed" by a JTAG cell
 - > JTAG cells are connected in a "JTAG loop"
 - Contents of entire JTAG loop can be read using a shift register
 - > Can also be written
 - External tool can reconstruct machine state from the JTAG bit stream

JTAG Hardware Debugging



Bit stream forms one long shift-register

JTAG Software Debugging



More JTAG

Advantages of shift-register approach:

- Simple
- Requires few pins

Disadvantage of shift-register approach:

- End up reading and writing a lot of data just to change one register
- JTAG optimizations:
 - Commands Directly change a single register or memory cell
 - Addressable loops smaller JTAG loops each containing a subset of the machine state

More JTAG

Pins:

- FCK clock
- TDI input data stream, sampled on rising edge of TCK
- TDO output data stream, updated on falling edge of TCK
- FRST Resets JTAG state machine (optional)
- TMS Test mode select: advances JTAG state machine

JTAG interface modules tend to be expensive

- "Low cost" solutions may be \$2000
- However, all-software solutions (on the host side) exist
- MCF52233 has JTAG

Summary

- Embedded system development is strongly dependent on good tools
 - > There is huge variation in tool quality
 - Lots of times free tools can be found
 - Sometimes they suck
 - > Non-free tools can be really expensive
 - > E.g., more than \$10K per developer seat
 - These can suck too
- You need to understand what the tools do, what the tradeoffs are, etc.
- Generally it's far better to buy the right tools up front
 - Saving \$\$ not worth if it makes the product ship late