




Some Nagging				
Apparently necessary				
<ul> <li>several students do not y identified</li> </ul>	et have lab partne	rs or lab sections		
» lab section is your choic >> note this is due TODAY	ce but you have to let	me know via email		
<ul> <li>registered but not on email</li> </ul>	ail list			
» Min, Najar, Sreedharan,	Tateoka			
<ul> <li>team identified but no lai</li> </ul>	b section			
» Bailey & McDougall, To	mer & Oneida			
<ul> <li>no team or lab section</li> </ul>				
<ul> <li>» Behera, Fallatah, Jones</li> <li>» Morley, Najar, Rolfe, Sre</li> </ul>	• • •	•		
If your name appears abo	ve - see me after	<b>class</b>		
<ul> <li>note I may have some bo</li> </ul>	ok-keeping errors			
<ul> <li>» but we have to get this</li> <li>» lab section assignments</li> <li>• If you spot an error email</li> </ul>	s will appear on the w	eb today		
School of Computing				
University of Utah	2	CS 5780		










	Syntax			
Label PORTA Inp	Operation equ 1daa	Operand \$0000 PORTA	; Assembly time constant	
School of University	Computing of Utah		6 <b>CS 5780</b>	


		Syı	ntax					
• Basi	c model							
Label	Operation	Operand	Comment					
PORTA	equ	\$0000	; Assembly	y time constant				
Inp	ldaa	PORTA	; Read dat	ta from PORTA				
• First	character i	s importan	t					
	hite space →							
	or ; → comme aracter, ".", (		el					
	» case sensitiv • composed	/e of digits, chara	acters, ".", "\$", "_" povention and stic					
• Labe	ls (optional	tional : which is ignored) Ily once except when defined by set						
• de	fine only onc							
valu	e is an addre	ess of next i	nstruction					
un	less defined	<b>by</b> equ or s	set					
Univ	ool of Computin ersity of Utah	ng	7	CS 5780				





Operand	Format	Example
no operand	INH	clra
# < expression >	IMM	ldaa #4
<expression></expression>	DIR,EXT,REL	ldaa 4
<expression>,idx</expression>	indexed (IND)	ldaa 4,x
<expr $>$ ,# $<$ expr $>$	bit set or clear	bset 4, <b>#</b> \$01
<expr>,#<expr>,&lt; expr&gt;</expr></expr>	bit test & branch	brset 4, <b>#</b> \$01,foo
<expr>,idx,#<expr>,&lt; expr&gt;</expr></expr>	bit test & branch	brset 4,x,#\$01,foc
<expression $>$ ,idx $+$	IND, post incr	ldaa 4,x+
<expression>,idx-</expression>	IND, post decr	ldaa 4,x-
<expression $>$ , $+$ idx	IND, pre incr	ldaa 4,+x
<expression>,-idx</expression>	IND, pre decr	ldaa 4,-x
acc,idx	accum offset IND	ldaa A,x
[ <expression>,idx]</expression>	IND indirect	ldaa [4,x]
[D,idx]	RegD IND indirect	ldaa [D,x]
























<ul> <li>load i</li> <li>mages</li> <li>store</li> <li>mages</li> </ul>	nstructio odes are II instructio odes are D & Z bits (	MM, DIR, EXT ons: staa, s IR, EXT, IND	ab, Idd, Ids, Idx, Id	sty
	Ор	Operand	Comment	
	ldaa	#\$FF	IMM	
	staa	\$25	DIR	
	ldab	\$0025	EXT	
	std	\$05,X	IND	
	ldd	\$C025	EXT	










Registe	rs aha ah	x, aby, sba (all INH).
vvith ca	arry to men	nory: adca, adcb, sbca, sbcb.
w/o cai	rry to mem	ory: adda, addb, addd, suba, subb, subd.
Address	sing modes	are: IMM, DIR, EXT, IND.
	•	addition using only A
Елатрі	C5. 10 Dit t	dation using only A
Ор	Operand	Comment
ldaa	\$25	load least sig byte
adda	\$35	add data at \$35 to A
staa	\$45	store least sig byte
ldaa	\$24	load most sig byte
adca	\$34	add data at \$34 to A
	\$44	store most sig byte










		Integer Di	ivide
Resultant p	laced ir		a register for the divisor. mainder in <i>D</i> register.
Register I	) / []	$\begin{array}{l} \text{Register X} \\ \text{Remainder} = \end{array} \begin{array}{l} \text{Re} \\ \text{Remainder} \end{array}$	
Obj code \$CCFFFF \$CE2710 \$02	Op ldd ldx idiv	Operand #\$FFFF (65535) #\$2710 (10000)	
Universit	-	26	<b>CS 5780</b>












S	hifts	
Logical shift right (1sr, 1sra MSB.	, lsrb, lsrd) shit	fts 0's into
LSR 0	++++	► → C
Arithmetic shift right (asr, a	sra, asrb) retains	s MSB value.
ASR +++	* * * *	→ C
Logical shift left (1s1, 1s1a, left (as1, as1a, as1b, as1d)		
LSL/ASL C		• • 0
School of Computing University of Utah	31	<b>CS 5780</b>


		Rotate	
-		, -	arry bit into the MSB. rry bit into the LSB.
ROR	+ + -	* + + -	→ → → C
ROL	+ + +	- + + +	- + + + C
School of Co University of		32	<b>CS 5780</b>









Ор	Comment	
pshy	INH	Callee saves state to stack Restores state on return
pshx	INH	
pshb	INH	
psha	INH	
tpa	INH	
psha	INH	
-	body of subroutine	
pula	INH	
tap	INH	
pula	INH	
pulb	INH	
pulx	INH	
puly	INH	







C Code	Assembly	Code	
if (G2==G1) { isEqual(); }			not equal
	next	•	
<pre>====================================</pre>	ldaa cmpa		
}	-	<pre>next ;skip isNotEqual ;G2!=G</pre>	-
	next		

