









OM & OL Semantics				
	OMn	OLn	Effect of when TOCn=TCN	Т
	0	0	Does not affect OCn	
	0	1	Toggle OCn	
	1	0	Clear OCn=0	
	1	1	Set OCn=1	
	G	Grrr – this	s could have been more intuitive – ho	w?
W 🔐	hool of Con lversity of	n <mark>puting</mark> Utah	6	CS 5780









unsigned short High; unsigned short Low; void Init(void){ asm sei	// Cycles High // Cycles Low // make atomic	
TSCR1 = 0x80; TSCR2 = 0x01; TIOS = 0x08; DDRT = 0x08; TIE = 0x08; TFE.G1 = 0x08; TCTL2 = (TCTL2&0x3F	<pre>// furn on timer // 500 ns clock // enable OC3 // PT3 is output // Arm output compa // Initially clear f) 0x40; // toggle</pre>	re 3 C3F
TC3 = TCNT+50; asm cli }	// first right away	
University of Utah	10	CS 5780

void interrupt 11	TC3handler (void){	
TFLG1 = 0x08;	// ack C3F	
if(PTT&0x08){	// PT3 is now high	
TC3 = TC3 + High	; // 1 for High cyc	
}		
else{	// PT3 is now low	
TC3 = TC3+Low;	// O for Low cycles	
}		
}		
void main(void){		
High=8000: Lor	x=2000 ·	
Init():	. 2000,	
while(1):		
while(1),		
J		
School of Computing	11	CS 5780







asm sei // make atomic	
,,	
TSCR1 = 0x80; // Turn on time	er
TSCR2 = 0x01; // 500 ns clock	k
TIOS = 0x20; // enable 0C5	
TIE $ = 0x22;$ // Arm OC5 and	IC1
TC5 = TCNT+Rate; // First i	in 10 ms
1C1L4 = (1C1L4&0XF3) 0X04; /*	* CIF set on rising edges */
Done = 0: $//$ Set on measurements	urements
TFLG1 = $0x22$; // clear C5F, (C1F
asm cli	
Done = 0; // Set on measure TFLG1 = 0x22; // clear C5F, C asm cli	rrements C1F











Clock Choice		
• Lots of options here		
A & B clocks are scale bits are s » prescale bits are s • e.g. 2 ^v where V is • B clock prescale • A pescale bits in	aled down versions imilar to the TCNT pr s the 3-bit prescale value bits in PWMPRCLK[6:4] PWMPRCLK[2:0]	of the E clock escale
Both A & B clocks ca	n be further scale	ed
SA clock = A/PWMSC	CLA (8-bit register)	
 similarly SB clock = 	B/PWSCLB	
PWM channels & cloc	ck select	
• channels 0,1,4,5 car	n use A or SA clock	
» e.g. PWMCLK[0]=0 • If set to 1 use SA	use A clock for chan clock	nei O
 channels 2 and 3 us 	e B or SB clock	
PHEWI Lots of option	s & lots to remen	nber
• or look up sec. 6.7 o	f your text	
School of Computing	21	CS 5780

8-bit PWM Output Example

```
void PWM_Init(void){
       MODRR |= 0x01; // PTO with PWM
      PWME |= 0x01; // enable channel 0
PWMPDL |= 0x01; // PTO high then low
PWMCLK |= 0x01; // Clock SA
       PWMPRCLK = (PWMPRCLK&0xF8)|0x04; // A=E/16
       PWMSCLA = 5;
                           // SA=A/10, 0.25*160=40us
       PWMPERO = 250; // 10ms period
       PWMDTYO = 0;
                           // initially off
     }
     void PWM_Duty0(unsigned char duty){
       PWMDTYO = duty; // 0 to 250
     }
School of Computing
University of Utah
                                 22
                                                     CS 5780
```

16-bit PWM Output Example
<pre>void PWM_Init(void){</pre>
MODRR = 0x08; // PT3 with PWM
PWME = 0x08; // enable channel 3
PWMPOL = 0x08; // PT3 high then low
PWMCLK &=~0x08; // Clock B
PWMCTL = 0x20; // Concatenate 2+3
PWMPRCLK = (PWMPRCLK&Ox8F) 0x60; // B=E/64
PWMPER23 = 62500; // 1s period
PWMDTY23 = 0; // initially off
}
<pre>// Set the duty cycle on PT3 output</pre>
<pre>void PWM_Duty(unsigned short duty){</pre>
PWMDTY23 = duty; // 0 to 62500
}
School of Computing 23 CS 5780

