

ISR's				
• declare	ISR's and the	vector that th	ey're associat	ed
	void interrupt n	IsrFcn () {code	e}	
» interi • m	aps n to IsrFcn	manual ng 539-5	29 ehowe what has	none
 » Interi • m • co Table 10. 	aps n to IsrFcn ompiler reference	manual pg. 538-5	39 shows what haj	ppens
 » Interi • m • co Table 10. 	aps n to IsrFcn ompiler reference 11 Vector relationships Vector Number	manual pg. 538-5	39 shows what hap Vector Address Size	ppens
» Interi • m • co Table 10.	aps n to IsrFcn ompiler reference 11 Vector relationships Vector Number 0	Wector Address	39 shows what hap Vector Address Size	ppens
» interi • m • cc Table 10.	aps n to IsrFcn ompiler reference 11 Vector relationships Vector Number 0 1	Vector Address 0xFFFE, 0xFFFF 0xFFFC, 0xFFFD	39 shows what ha Vector Address Size 2 2	ppens
» interi • m • co Table 10.	aps n to IsrFcn ompiler reference 11 Vector relationships Vector Number 0 1 2	Vector Address 0xFFFE, 0xFFFF 0xFFFC, 0xFFFD 0xFFFA, 0xFFFB	39 shows what hap Vector Address Size 2 2 2 2	ppens
» interi • m • co Table 10.	aps n to IsrFcn ompiler reference 11 Vector relationships Vector Number 0 1 2 	Vector Address 0xFFFE, 0xFFFF 0xFFFE, 0xFFFF 0xFFFA, 0xFFFB	39 shows what hap Vector Address Size 2 2 2 2 	ppens



		Table 1-9. Interrupt Ve	ctor Lo	cations		
Int #	Vector Address	Interrupt Source	CCR Mask Local Enable		HPRIO Value to Elevate	
	0xFFFE, 0xFFFF	External reset, power on reset, or low voltage reset (see CRG flags register to determine reset source)	None	None	_	
	0xFFFC, 0xFFFD	Clock monitor fail reset	None	COPCTL (CME, FCME)	-	
	0xFFFA, 0xFFFB	COP failure reset	None	COP rate select	-	
	0xFFF8, 0xFFF9	Unimplemented instruction trap	None	None	-	
	0xFFF6, 0xFFF7	SWI	None	None	-	
	0xFFF4, 0xFFF5	XIRQ	X-Bit	None	-	
Int 7	0xFFF2, 0xFFF3	IRQ	l bit	INTCR (IRQEN)	0x00F2	
	0xFFF0, 0xFFF1	Real time Interrupt	l bit	CRGINT (RTIE)	0x00F0	
	0xFFEE, 0xFFEF	Standard timer channel 0	l bit	TIE (COI)	0x00EE	
	0xFFEC, 0xFFED	Standard timer channel 1	l bit	TIE (C1I)	0x00EC	
	\$FFEE, \$FFEF	Reserved				
	\$FFEC, \$FFED		Reser	ved		
Int 13	0xFFEA, 0xFFEB	Standard timer channel 2	l bit	TIE (C2I)	0x00EA	
	0xFFE8, 0xFFE9	Standard timer channel 3	l bit	TIE (C3I)	0x00E8	
	0xFFE6, 0xFFE7	Standard timer channel 4	l bit	TIE (C4I)	0x00E6	
	0xFFE4, 0xFFE5	Standard timer channel 5	l bit	TIE (C5I)	0x00E4	
	0xFFE2, 0xFFE3	Standard timer channel 6	l bit	TIE (C6I)	0x00E2	
	0xFFE0, 0xFFE1	Standard timer channel 7	l bit	TIE (C7I)	0x00E0	

Vector Address	Interrupt Source	CCR Mask	Local Enable	HPRIO Value to Elevate	
0xFFDE, 0xFFDF	Standard timer overflow	l bit	TMSK2 (TOI)	0x00DE	
0xFFDC, 0xFFDD	Pulse accumulator A overflow	l bit	PACTL (PAOVI)	0x00DC	
0xFFDA, 0xFFDB	Pulse accumulator input edge	l bit	PACTL (PAI)	0x00DA	
0xFFD8, 0xFFD9	SPI	l bit	SPICR1 (SPIE, SPTIE)	0x00D8	
0xFFD6, 0xFFD7	SCI	l bit	SCICR2 (TIE, TCIE, RIE, ILIE)	0x00D6	
0xFFD4, 0xFFD5		Reser	ved		
0xFFD2, 0xFFD3	ATD	l bit	ATDCTL2 (ASCIE)	0x00D2	wetweeded for Leb F a
0xFFD0, 0xFFD1		Reser	ved		not needed for Labs o
0xFFCE, 0xFFCF	Port J	l bit	PIEP (PIEP7-6)	0x00CE	this lecture
0xFFCC, 0xFFCD		Reser	ved		
0xFFCA, 0xFFCB		Reser	ved		
0xFFC8, 0xFFC9		Reser	ved		
0xFFC6, 0xFFC7	CRG PLL lock	l bit	PLLCR (LOCKIE)	0x00C6	
0xFFC4, 0xFFC5	CRG self clock mode	l bit	PLLCR (SCMIE)	0x00C4	
0xFFBA to 0xFFC3		Reser	ved		
0xFFB8, 0xFFB9	FLASH	l bit	FCNFG (CCIE, CBEIE)	0x00B8	
0xFFB6, 0xFFB7	CAN wake-up ⁽¹⁾	l bit	CANRIER (WUPIE)	0x00B6	
0xFFB4, 0xFFB5	CAN errors ¹	l bit	CANRIER (CSCIE, OVRIE)	0x00B4	
0xFFB2, 0xFFB3	CAN receive ¹	I bit	CANRIER (RXFIE)	0x00B2	
0xFFB0, 0xFFB1	CAN transmit ¹	l bit	CANTIER (TXEIE[2:0])	0x00B0	
0xFF90 to 0xFFAF		Reser	ved		
0xFF8E, 0xFF8F	Port P	I bit	PIEP (PIEP7-0)	0x008E	
0xFF8C, 0xFF8D		Reser	ved		
0xFF8C, 0xFF8D	PWM Emergency Shutdown	I bit	PWMSDN(PWMIE)	0x008C	
0xFF8A, 0xFF8B	VREG LVI	l bit	CTRL0 (LVIE)	0x008A	
OVEEPO to OVEEPO		Beser	ved		

Thread Code				
Admittedly somewhat silly	& review from	last lecture		
<pre>int Sub(int j) { int i; PTM = 1; // Port M i = j+1; return(i); } void ProgA() { int i; i=5; while(1) { PTM = 2; i = Sub(i); }} void ProgB() { int i; i=6; while(1) { PTM = 4; i = Sub(i); }}</pre>	PTM assignment of to provide externa of the running thro Use of one-hot co pins is just a rand Key is that both P threads run forevo Hence preemptive	used Il visibility ead de on PortM om choice rogA & ProgB er		
School of Computing University of Utah	6	CS 5780		



Port	M vs. Port	т
Essential difference be	etween <i>progran</i>	n & thread
 program is just the co 	de	
» note that code has n	o state	
» it's just a specification	on of what will hap	pen if it is executed
 thread is an execution 	n instance	
 inherently has state in this case initial s subsequent state w TCB values if the TCB values and m 	state can be seen in t rill depend thread isn't running egisters if the thread is r	he code unning
• In this simple example	l -	
• Port M is used to show	v which Program	is being executed
 Port T is used to show in this case 	which Thread is	being executed
» M will be the same fo » in general	or threads 1 & 2	
• a thread could run i	more than 1 program	in different thread phases
School of Computing University of Utah	8	CS 5780

Defining 3 Threads

	School of Com	puting 9	CS 5780
	ProgB } };	/* Initial PC */	
	$\{0\},\$	/* CCB. B. A. X. Y */	why will these variables need to be changed for subsequent executions
	4,	/* Id */	
	&svs[2].CCR.	/* Initial SP */	FIRST time the thread is executed
ſ	ksvs[0].	/* Pointer to Next */	influence only what happens the
	ProgA }.	/* UOR,D,A,X,I */ /* Initial PC */	Note all TCB variables values here
	$\{0\},$		
	2,	/* Id */	IRQ enabled
	&sys[1].CCR,	/* Initial SP */	XIRQ disabled
{	&sys[2],	/* Pointer to Next */	CCR = 0x40
	<pre>ProgA },</pre>	/* Initial PC */	but work on unierent local data
	0x40,0,0,0,0,0,	/* CCR,B,A,X,Y */	threads 1 & 2 are the same code
	1,	/* ld */	
	&sys[0].CCR,	/* Initial SP */	Thread n = sys[n]
{	&sys[1],	/* Pointer to Next */	
	~ ~		

<pre>TCBPtr RunPt; void main(void) {</pre>	<pre>/* Pointer to current thread</pre>	*/
DDRT = OxFF;	/* Output running thread on Port	T */
DDRM = OxFF;	/* Output running program on Por	t M */
RunPt = &sys[0]; asm sei	<pre>/* Specify first thread */</pre>	
TFLG1 = 0x20;	/* Clear C5F */	
TIE = 0x20;	/* Arm C5F */	
TSCR1 = 0x80;	/* Enable TCNT*/	
TSCR2 = 0x01;	/* 2MHz TCNT */	
TIDS $ = 0x20;$	/* Output compare */	
TC5 = TCNT + 20000;		
PTT = RunPt -> Id;		
asm ldx RunPt		
asm lds 2,x		
asm cli		
asm rti		
} /* Launch First	t Thread */	

Preemptive Thread Switch



<pre>int create(void (*startFunc)(TCBPtr NewPt; // pointe</pre>	(void), int TheId) er to new thread co	{ ntrol block
NewPt = (TCBPtr)malloc(size	eof(TCBType)); // n	ew TCB
<pre>if(NewPt==0)return FAIL;</pre>		
NewPt->SP = &(NewPt->CCR);	/* Stack Pointer	when not running */
NewPt->Id = TheId;	/* Visualize activ	ve thread */
NewPt->CCR = $0x40;$	/* Initial CCR, I	=0 */
NewPt -> RegB = 0;	/* Initial RegB *	
NewPt->RegA = 0;	/* Initial RegA *,	/
NewPt->RegX = 0;	/* Initial RegX *	/
NewPt->RegY = 0;	/* Initial RegY *	/
NewPt->PC = startFunc;	/* Initial PC */	
if(RunPt) {		
NewPt->Next = RunPt->Next	;	
RunPt->Next = NewPt;}	/* will run Next	*/
else		
RunPt = NewPt;	<pre>/* the first and</pre>	only thread */
return SUCCESS;		
}		







Se	maphores	
Used to implement mutua	al exclusion (MU)	rex)
 useful for sharing, synch 2 basic exercisions 	ronization, & comm	nunication
» P → wait (Diikstra's Du	tch "probeer te verlag	en" ::- try to grab"
» V → signal ("verhogen"	::= increase)	
 semaphore is binary value 	le	
» 1 → free (resource avai	lable)	_
» 0 → busy (resource own	ned by some other three	ead)
Numerous semaphore im	plementations	
 simplest is a "Spin-Lock" 	" version	
 » thread calls wait to wa • when semaphore is fre • and then return 	It (spins) for semapho 99, wait sets semaphore t	re to be free o busy
» critical		
 enable interrupts durin read modify write on s otherwise an inter 	ng spin or preemption can emaphore value must be a rupt might switch threads a	't happen atomic nd chaos will result
» once thread is done if	calls signal to retur	n the semaphore to free
School of Computing		
University of Utah	16	CS 5780









Spin-Lock Semaphore Wait

```
// decrement and spin if less than 0
  // input: pointer to a semaphore
  // output: none
  void OS_Wait(short *semaPt) {
    unsigned char SaveSP = begin_critical();
    while(*semaPt <= 0) {</pre>
       end_critical (SaveSP);
       asm nop
      SaveSP = begin_critical();
    }
     (*semaPt)--;
    end_critical (SaveSP);
  }
          key point: semaphore access is in critical section & MUTEX
School of Computing
                           21
                                               CS 5780
University of Utah
```







Counting Semaphore (cont'd)

```
void Wait(sema4Ptr semaphore) {
  bWait(&semaphore->s3); // wait if other caller here first
  bWait(&semaphore->s1); // mutual exclusive access to value
  (semaphore->value)--;
                         // basic function of Wait
  if((semaphore->value)<0) {</pre>
    bSignal(&semaphore->s1); // end of exclusive access
    bWait(&semaphore->s2); // wait for value to go above 0
  }
  else
    bSignal(&semaphore->s1); // end of exclusive access
  bSignal(&semaphore->s3); // let other callers in
}
    School of Computing
                                25
                                                   CS 5780
    University of Utah
```





Ir	iitialize:
	Set the counter to its initial value.
	Clear associated blocked tcb linked list.
V	/ait:
	Disable interrupts to make atomic
	Decrement the semaphore counter, $S=S-1$
	If semaphore counter < 0 , then block this thread.
	Restore interrupt status.
S	ignal:
	Disable interrupts to make atomic
	Increment the semaphore counter, $S=S+1$
	If counter \leq 0, wakeup one thread.
	Restore interrupt status

Initialize S rmb1 ;semaphore counter BlockPt rmb 2 ;Pointer to threads blocked on S Init tpa ;Save old value of I psha sei ;Make atomic ldaa #1 staa S ;Init semaphore value ldx #Null stx BlockPt ;empty list pula tap ;Restore old value of I rts**School of Computing** 29 **CS 5780 University of Utah**



Block and Launch Next

```
; Put "to be blocked" thread on block list
      ldy BlockPt
      sty Next,x
                     ;link "to be blocked"
       stx BlockPt
; Launch next thread
      ldx RunPt
      lds SP,x
                    ;set SP for this new thread
      ldd TCNT
                    ;Next thread gets a full 10ms time slice
      addd #20000
                    ; interrupt after 10 ms
      std TC5
      ldaa #$20
      staa TFLG1
                    ;clear C5F
      rti
    School of Computing
UJ
                               31
                                                  CS 5780
   University of Utah
```











