






Explicit Thread Semantics				
• In general CPU land				
 threads share memory 	1			
» threads are concurre	ent			
 hence shared memory 	ory access require or	dering		
 threads have private r 	egisters and sta	ck		
thread scheduling				
» supported by a multi	-threaded OS sche	duler		
 In embedded land 				
 microcontrollers do no hardware 	ot have multi-thro	eading support in the		
 hence threads become concept 	e independent co	ontrol flows in		
» but only one is runni	ng at any one time			
 all resources are share 	ed			
• OS may not do the sch	neduling for you			
» necessary "OS" func		plication code		
School of Computing University of Utah	4	CS 5780		






















Scheduling Metrics		
Minimize CPU utilization		
• \rightarrow minimizing busy waiting		
Maximize throughput		
 complete the most thread jobs per u 	nit of time	
» common metric for web servers		
Minimize turnaround time		
 minimize time from job request to job 	b done	
Minimize wait time		
 e.g. minimize the time in the ACTIVE 	state	
Minimize response time		
 time from job request to job ACTIVE 		
Maintain QoS guarantee		
 critical in real time systems 		
see any conflicting constraints? What's m	issing?	
what do you care about – average, per thre	ad,?	
School of Computing University of Utah 12	CS 5780	














str	ruct TCB	
{	struct TCB *Next:	/* Link to Next TCB */
		/* Stack Pointer when idle */
		/* output to PortT */
		ck[49]; /* more stack */
	unsigned char CCR;	
	unsigned char RegB;	
	unsigned char RegA;	-
	unsigned short RegX;	/* Initial RegX */
	unsigned short RegY;	0
	<pre>void (*PC)(void);</pre>	_
};		
typ	edef struct TCB TCBType	e;
typ	edef TCBType * TCBPtr;	see anything fishy so far?




TCBT	Type sys[3]={		
	VI V	/* Pointer to Next */	
		/* Initial SP */ /* Id */	Thread n = sys[n]
		/* CCR,B,A,X,Y */ /* Initial PC */	threads 1 & 2 are the same code but work on different local data
{	&sys[2],	/* Pointer to Next */ /* Initial SP */ /* Id */	CCR = 0x40 XIRQ disabled IRQ enabled
{	0x40,0,0,0,0, ProgA }, &sys[0],	<pre>/* CCR,B,A,X,Y */ /* Initial PC */ /* Pointer to Next */ /* Initial SP */</pre>	Note all TCB variables values here influence only what happens the FIRST time the thread is executed
	4, { 0}, 0x40,0,0,0,0,0,	/* Id */ /* CCR,B,A,X,Y */	Why will these variables need to be changed for subsequent executions
hhhh	ProgB } }; School of Com	/* Initial PC */	CS 5780

Preemptive Thread Scheduler in C







Concluding Remarks				
Implementation of a ve	ery simple threa	d system		
• e.g. round robin preen	nptive			
 it's not that hard 				
» but note the tricks for code start	or setting the PC to	the appropriate thread		
Preemptive scheduling				
 lies at the heart of an 	RTOS			
 but in this case we d making things signi 		time issues		
 The hard part 				
 designing correct emb 	bedded codes that	t use threads		
• Note				
• this code shows the g	eneral idea			
 there are parts missin solution – future lab? 	g that will need t	o be coded for a full		
School of Computing University of Utah	24	CS 5780		