

ABOUT ME

- Masters student
- Computer Engineer
- Work for Fusion-io



WHAT'S THIS ALL ABOUT?

- Different point of view?
- Be prepared
- o Know what you know

VENDORS

- o Altera
- o Xilinx
- A billion more
- o Or go ASIC
- eASIC is like the half way point
- Just remember to check DigiKey when you want an IC.



GET TO KNOW YOUR FPGA

- Size
- Speed
- Package (Signals)
- o Configurable IO
- Hard IP Blocks
- Other awesome stuff (PLLs, BRAMs, partial reconfiguration, IODELAY)

SPARTAN-3E LIBRARIES GUIDE FOR HDL DESIGNS

• Tells you how to use its special pieces

```
// DOWN Digital Clock Manager Circuit
// WitteartIT/Peo and Sparter Guide, version 10.1.2
// Xilinx NUL Libraries Guide, version 10.1.2
// Xilinx Nul Libraries
```

TOOLS AND SUCH

- Linux
- Command Line
- Scripts
- Simulators
- Revision control
- o IP
- ChipScope

INTELLECTUAL PROPERTY

- Guard yours (copyright notices and discretion)
- Mostly opposite philosophy from school: don't write things yourself if you can find the answer on the internet.
- All kinds of great products available from synthesis to verification to synthesizable verification blocks.
- The first question you should ask when something becomes non-trivial is "Can I buy this from somebody else?" The next question is "Can my company allocate the funds?"
- Service contracts are important

SIMULATORS

- ModelSim
- QuestaSim
- NCSim My Favorite
- o VCS
- o Icarus + GTKWave Free
- o ISim

REVISION CONTROL

- o SVN
- Mercurial
- Perforce
- Accurev
- Whatever you like really...
- Make sure you can track code changes and revert if things get too messed up.
- Allows you to freely experiment with no permanent damage.

LET'S TALK ABOUT CODE

- Parameterization
- Generate statements
- o Question mark notation
- Always size you literals (13'h4)
- Schematic capture? Sorry, but no.
- Naming conventions, just some ideas I've seen: parameters in all caps add _i or _o for ports depending on direction add _n for active low signals add R for a registered version of the signal
- Style?

COOL EXAMPLE

A BIT MORE ON PARAMETERIZATION

- To create a parameterized module type:
- o module <module type> # (<parameter list>)
 (<port list>);
- To instantiate a parameterized module:
- o <module type> #(<parameter list>) <instance name> (<port list>);


GENERATE

- My favorite feature
- Starts with generate ends with endgenerate
- Let's you do if statements, always blocks, for loops.
- o Just be careful, errors in a generate block are

```
} localparam WIDTH=8;
wire clk;
reg [3*WIDTH-1:0] data;
genvar i;
generate
  for (i=0;i<3;i=i+1)
    begin : THIS_LOOP_MUST_BE_LABELED_TO_COMPILE
    always @(posedge clk)
        data[i*WIDTH+:WIDTH]=data[i*WIDTH+:WIDTH] + 1;
    end
endgenerate</pre>
```

THE TICK VERSUS THE APOSTROPHE

- o ` '
- Tick is like a compiler directive
- o Gives you macros and conditional blocks
- `timescale 1ns/1ps
- o `define Y 5
- `define X(a,b) (a+b);
- To access you use f=`Y; or `X(g,h)
- o `ifdef Y
- o `else
- o `endif



VERIFICATION

- Unit testing
- System level testing
- Self-checking tests
- Constrained random
- Directed tests
- ABSTRACTION!!!
- SystemVerilog
- Assertions/Coverage
- o Simulation V.S. Synthesis

COOL EXAMPLE

```
task add;
input [15:0] A;
input [15:0] B;
begin
ALUop = 0;//pretend zero is add
ALUin1 = A;
ALUin2 = B;
(@(posedge clk);
if (ALUout != (A+B))
Saisplay("ERROR: Add failed. A=%h B=%h ALUout=%h Expected: (A+B)=%h",A,B,ALUout,A+B);
end
endtask
task sub;
...
endtask
task press_a_key;
...
endtask
```

"IT WORKS IN SIMULATION"

- The craziest things will work in simulation, but are not remotely synthesizable.
- Use "<=" instead of "=" for synthesizable code.
- Assign statements are great.
- Remember, subsequent lines of code are not subsequent clock cycles. << Biggest mistake

WAIT, REPEAT THAT LAST PART

- o wait(data==7); blocks until data==7
- repeat(5)@(posedge clk); waits 5 clock cycles
- o #100; waits 100 time units
- Another cool thing, you can traverse the design hierarchy in simulation. E.g. you can read: proc.datapath.alu.ALUout

CONSTRAINT DRIVEN OPTIMIZATION

- The ISE synthesizer is cruel
- The constraint system is nice. (and treats DCMs correctly)

```
NET "raw_clk" LOC = "B8" | IOSTANDARD = LVCMOS33 | PERIOD = 20ns;
```

l	nunniga.	200 Francisco (Orice))	
	Routing Results:	All Signals Completely Routed	
	Timing Constraints:	X 1 Failing Constraint	
	• Final Timing Score:	4781122 (Setup: 4781122, Hold: 0, Component Switching Limit: 0) (Timing Report)	

CLOCK DOMAINS

- 1 is the easiest
- o Crossing clock domains is really nasty
- Asynchronous FIFOs help
- Your Xilinx BRAMs can take 2 different clocks for 2 different ports. This is great for frame buffers.
- Your FPGA may implement your solution in a way that breaks.
- Consider checking OpenCores.
- o Or coregen in ISE.

FIFOS

- First In First Out
- Take a dual ported RAM of some kind
- o Create a head pointer and a tail pointer
- When you write you store to RAM[head] and increment the head pointer
- When you read you read from RAM[tail] and increment the tail pointer
- Empty is when tail==head
- Full is when (head+1)==tail (Remember this is modular arithmetic.)

JUST SOME TIPS

- Get your assembler done soon, if it isn't done already. You need your assembler to test your processor and you need your processor to test your assembler.
- You can save your waveform configuration ISIM so you don't have to keep finding signals.
- Make sure to divide things appropriately into modules.
- Debouce your keyboard input. It's not actual bounce, it's just super noisy.
- LEDs are your friend.

QUALITY MATTERS

- Read your warnings!!! You don't want a latch.
- o If you don't test it, it doesn't work.
- Code lingers, if you write it well the first time you will have a long and fruitful relationship.
- In case I forget my stories (Sr. Proj and nand connection test.)